Table of Contents
Advertisement
M16C/62P Group (M16C/62P, M16C/62PT)
· Main clock
· PLL clock
· On-chip oscillator
clock
f1 or f2
TB0IN
TB1IN
TB2IN
TB3IN
TB4IN
TB5IN
NOTES :
1. Be aware that TB5IN shares the pin with RXD2 and TA0IN.
Figure 15.2
Timer B Configuration
Rev.2.41
Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
f2
PCLK0 bit = 0
1/2
f1
PCLK0 bit = 1
1/8
1/4
1/4
Timer B2 overflow or underflow
f8 f32 fC32
(to a count source of Timer A)
TCK1 to TCK0
00
01
10
11
1
Noise
filter
0
TCK1
TCK1 to TCK0
00
01
10
11
1
Noise
filter
0
TCK1
TCK1 to TCK0
00
01
10
11
1
Noise
filter
0
TCK1
TCK1 to TCK0
00
01
10
11
1
Noise
filter
0
TCK1
TCK1 to TCK0
00
01
10
1
11
Noise
filter
0
TCK1
TCK1 to TCK0
00
01
10
11
1
Noise
filter
0
TCK1
TCK1 to TCK0, TMOD1 to TMOD0 : Bits in TBiMR register (i=0 to 5)
Page 138 of 390
提供单片机解密、IC解密、芯片解密业务
f1 or f2
XCIN
f8
Set the CPSR bit in the
CPSRF register to "1"
f32
(= prescaler reset)
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B0
01: Event counter mode
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B1
01: Event counter mode
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B2
01: Event counter mode
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B3
01: Event counter mode
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B4
01: Event counter mode
00: Timer mode
10: Pulse period / pulse width measurement mode
TMOD1 to TMOD0
Timer B5
01: Event counter mode
Clock prescaler
fC32
1/32
Reset
Timer B0 interrupt
Timer B1 interrupt
Timer B2 interrupt
Timer B3 interrupt
Timer B4 interrupt
Timer B5 interrupt
010-62245566 13810019655
15. Timers
Advertisement
Table of Contents
