Renesas M16C/62P Series Hardware Manual page 196

M16C/62P Group (M16C/62P, M16C/62PT)
UARTi Transmit Buffer Register (i=0 to 2)
(b15) (b8)
b7 b0 b7
NOTES :
1. Use MOV instruction to w rite to this register.
UARTi Receive Buffer Register (i=0 to 2)
(b15) (b8)
b7 b0 b7
NOTES :
1. When the SMD2 to SMD0 bits in the UiMR register = 000b (serial interface disabled) or the RE bit in the UiC1 register =
0 (reception disabled), all of the SUM, PER, FER and OER bits are set to "0" (no error). The SUM bit is set to "0" (no
error) w hen all of the PER, FER and OER bits = 0 (no error).
Also, the PER and FER bits are set to "0" by reading the low er byte of the UiRB register.
2. The ABT bit is set to "0" by w riting "0" in a program. (Writing "1" has no effect.)
3. These error flags are disabled w hen the SMD2 to SMD0 bits are set to "001b" (clock synchronous serial
I/O mode) or to "010b" (I
Figure 17.5 UiTB and UiRB Registers
Rev.2.41 Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
(1)
b0
Symbol
U0TB
U1TB
U2TB
Transmit data
Nothing is assigned. When w rite, set to "0".
When read, their contents are indeterminate.
b0
Symbol
Bit
Bit Name
Symbol
— —
(b7-b0)
— —
(b8)
— Nothing is assigned. When w rite, set to "0".
(b10-b9) When read, their contents are "0".
Arbitration Lost Detecting
ABT
(2)
Flag
Overrun Error Flag
OER
Framing Error Flag
FER
Parity Error Flag
PER
Error Sum Flag
SUM
2
C mode). When read, the contents are indeterminate.
Page 181 of 390
提供单片机解密、IC解密、芯片解密业务
Address
03A3h to 03A2h
03ABh to 03AAh
037Bh to 037Ah
Function
Address
03A7h to 03A6h
U0RB
03AFh to 03AEh
U1RB
037Fh to 037Eh
U2RB
Receive data (D7 to D0)
Receive data (D8)
0 : Not detected
1 : Detected
(1)
0 : No overrun error
1 : Overrun error found
(1, 3) 0 : No framing error
1 : Framing error found
(1,3)
0 : No parity error
1 : Parity error found
(1, 3)
0 : No error
1 : Error found
17. Serial Interface
After Reset
Indeterminate
Indeterminate
Indeterminate
After Reset
Indeterminate
Indeterminate
Indeterminate
Function
010-62245566 13810019655
RW
WO
—
RW
RO
RO
—
RW
RO
RO
RO
RO