Renesas M16C/62P Series Hardware Manual page 86

M16C/62P Group (M16C/62P, M16C/62PT)
(1) Separate Bus, 3-Wait Setting
(2) Multiplexed Bus, 1- or 2-Wait Setting
(3) Multiplexed Bus, 3-Wait Setting
NOTES :
1. These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in
succession.
Figure 8.8 Typical Bus Timings Using Software Wait (2)
Rev.2.41 Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
Bus cycle
BCLK
Write signal
Read signal
Data bus
Address bus
CS
Bus cycle
BCLK
Write signal
Read signal
ALE
Address
Address bus
Address bus/
Address Data output
Data bus
CS
Bus cycle
BCLK
Write signal
Read signal
ALE
Address bus
Address
Address bus/
Address
Data bus
CS
Page 71 of 390
提供单片机解密、IC解密、芯片解密业务
(1)
Output
Address
(1)
Bus cycle
Address
(1)
Data output
Bus cycle (1)
Address
(1)
Address
Input
(1)
Bus cycle
Address
Address
Input
010-62245566 13810019655
8. Bus
Input