Renesas M16C/62P Series Hardware Manual page 181

M16C/62P Group (M16C/62P, M16C/62PT)
INV00 to INV07: Bits in INVC0 Register
INV10 to INV15: Bits in INVC1 Register
DUi, DUBi: Bits in IDBi Register (i=0,1)
TA1S to TA4S: Bits in TABSR Register
PWCOM: Bits in TB2SC Register
Reload Control Signal for Timer A1
Timer B2 Underflow
f1 or f2
Timer B2
(Timer Mode)
Write Signal to
Timer B2
INV10
Start Trigger Signal for Timers A1, A2, A4
TA4 Register
Reload
Trigger
Timer A4 Counter
(One-Shot Timer Mode)
INV11
T Q
When setting the TA4S bit to "0",
signal is set to "0"
TA1 Register
Reload
Trigger
Timer A1 Counter
(One-Shot Timer Mode)
INV11
T Q
When setting the TA1S bit to "0",
signal is set to "0"
TA2 Register
Reload
Trigger
Timer A2 Counter
(One-Shot Timer Mode)
INV11
T Q
When setting the TA1S bit to "0",
signal is set to "0"
Figure 16.1 Three-phase Motor Control Timer Functions Block Diagram
Rev.2.41 Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
INV13
INV01
INV11
INV00
1
0
PWCON
0
1/2
1
INV12
INV07
INV06
Transfer Trigger
Trigger
U-phase Output
Control Circuit
DU1
bit
TA41 Register
Reload Control
Signal for Timer A4
D Q
T
Timer A4
DUB1
One-Shot
bit
Pulse
D Q
T
INV06
TA11 Register
Trigger
Reload Control
Signal for Timer A1
V-Phase Output
Timer A1
One-Shot
Control Circuit
Pulse
INV06
TA21 Register
Reload Control Trigger
Signal for Timer A2
Timer A2 W-Phase Output
One-Shot
Control Circuit
Pulse
NOTES:
1. Transfer trigger is generated only when the IDB0 and IDB1 registers are set and the first timer B2 underflows,
if the INV06 bit is set to "0" (triangular wave modulation).
Page 166 of 390
提供单片机解密、IC解密、芯片解密业务
16. Three-Phase Motor Control Timer Function
ICTB2 Register n=1 to 15
Circuit to set Interrupt
Generation Frequency
Timer B2
ICTB2 Counter
Interrupt
n=1 to 15
Request Bit
Reload Register
n = 1 to 255
Trigger
Dead Time
(1)
Timer
D Q
n = 1 to 255
T
DU0
bit
U-Phase
Output Signal
D Q
T
Three-Phase
Output
DUB0
Shift Register
bit
(U Phase)
D Q D Q
T T
U-Phase
Output Signal
Trigger
Dead Time
Timer
n = 1 to 255
D Q
T
V-Phase
Output Signal
D Q
T
V-Phase
Output Signal
Trigger
Dead Time
Timer
n = 1 to 255
D Q
W-Phase
T
Output Signal
D Q
T
W-Phase
Output Signal
Switching to P8_0, P8_1 and P7_2 to P7_5 is not shown in this diagram.
INV03
Value to be written to
D Q
INV03 bit
T
Write signal to INV03 bit
R
RESET
NMI
INV05
INV02
INV04
INV14
Inverse
Control
Inverse
Control
Inverse
Control
Inverse
Control
Inverse
Control
Inverse
Control
010-62245566 13810019655
U
U
V
V
W
W