Table of Contents
Advertisement
M16C/62P Group (M16C/62P, M16C/62PT)
2.8.8
Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".
The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software
interrupt Nos. 0 to 31 is executed.
2.8.9
Processor Interrupt Priority Level (IPL)
IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0
to level 7.
If a requested interrupt has priority greater than IPL, the interrupt is enabled.
2.8.10
Reserved Area
When write to this bit, write "0". When read, its content is indeterminate.
Rev.2.41
Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
Page 32 of 390
提供单片机解密、IC解密、芯片解密业务
2. Central Processing Unit (CPU)
010-62245566 13810019655
Advertisement
Table of Contents
