Renesas M16C/62P Series Hardware Manual page 243

M16C/62P Group (M16C/62P, M16C/62PT)
SI/Oi Control Register (i=3, 4)
b7 b6 b5 b4 b3 b2 b1 b0
NOTES :
1. Make sure this register is w ritten to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (w rite
enable).
2. Set the SMi3 bit to "1" and the corresponding port direction bit to "0" (input mode).
3. Set the SMi3 bit to "1" (SOUTi output, CLKi function).
4. When the SMi2 bit is set to "1," the target pin goes to a high-impedance state regardless of w hich function of the pin is
being used.
5. Selected by PCLK1 bit in the PCLKR register.
6. When changing the SMi1 to SMi0 bits, set the SiBRG register.
Figure 17.39 SiC Register
Rev.2.41 Jan 10, 2006
REJ09B0185-0241
http://www.xinpian.net
(1)
Symbol Address
S3C
S4C
Bit Symbol Bit Name
Internal Synchronous
(6)
Clock Select Bit
SMi0
SMi1
SOUTi Output Disable Bit
SMi2
S I/Oi Port Select Bit
SMi3
CLK Polarity Select Bit
SMi4
Transfer Direction Select Bit
SMi5
Synchronous Clock
SMi6
Select Bit
SOUTi Initial Value Set Bit
SMi7
Page 228 of 390
提供单片机解密、IC解密、芯片解密业务
0362h
0366h
b1 b0
0 0 : Selecting f1SIO or f2SIO
0 1 : Selecting f8SIO
1 0 : Selecting f32SIO
1 1 : Do not set to this value
(4)
0 : SOUTi output
1 : SOUTi output disable (High-Impedance)
0 : Input/output port
1 : SOUTi output, CLKi function
0 : Transmit data is output at falling edge of transfer
clock and receive data is input at rising edge
1 : Transmit data is output at rising edge of transfer
clock and receive data is input at falling edge
0 : LSB first
1 : MSB first
0 : External clock
1 : Internal clock
Effective w hen SMi3 = 0
0 : "L" output
1 : "H" output
17. Serial Interface
After Reset
01000000b
01000000b
Function
(5)
(2)
(3)
010-62245566 13810019655
RW
RW
RW
RW
RW
RW
RW
RW
RW