Operation Of Functional Blocks; Central Processing Unit; Data Registers; Address Registers (A0 And A1) - Renesas M16C Series User Manual

16-bit single-chip microcomputer
Hide thumbs Also See for M16C Series:
Table of Contents

Advertisement

M30240 Group

1.2 Operation of Functional Blocks

The M30240 group accommodates certain units in a single chip. These units include ROM and RAM to
store instructions and data, and the central processing unit (CPU) to execute arithmetic/logic operations.
Also included are peripheral units such as USB, timers, serial I/O, DMAC, CRC calculation circuit, A-D
converter, and I/O ports.
The following explains each unit.

1.2.1 Central Processing Unit

The CPU has a total of 13 registers shown in Figure 1.5. Seven of these registers (R0, R1, R2, R3, A0,
A1, and FB) come in two sets; therefore, these have two register banks.
R0
(Note)
R1
(Note)
R2
(Note)
R3
(Note)
A0
(Note)
A1
(Note)
FB
(Note)
Figure 1.5:
Central processing unit register

1.2.1.1 Data registers

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer
and arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H),
and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1, can
be used as 32-bit data registers (R2R0/R3R1).

1.2.1.2 Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of
data registers. These registers can also be used for address register indirect addressing and address
register relative addressing.
In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
Rev.1.00 Sep 24, 2003 Page 10 of 360
b15
b8 b7
b0
L
H
b15
b8 b7
b0
L
H
Data
registers
b15
b0
b15
b0
b15
b0
Address
registers
b15
b0
b15
b0
Frame base
registers
IPL
Note: These registers consist of two register banks.
b19
b0
PC
b19
b0
INTB
H
L
b15
b0
USP
b15
b0
ISP
b15
b0
SB
b15
b0
FLG
U
I
O
B
S
Z
D
C
Central Processing Unit
Program counter
Interrupt table
register
User stack pointer
Interrupt stack
pointer
Static base
register
Flag register

Advertisement

Table of Contents
loading

Table of Contents