Register Descriptions - Renesas H8 Series Hardware Manual

8-bit single-chip microcomputer

Hide thumbs Also See for H8 Series:

Table of Contents

Table 9.11 shows the register configuration of timer G.

Table 9.11 Timer G Registers

Timer control register G

Timer counter G

Input capture register GF

Input capture register GR

Clock stop register 1

Register Descriptions

Timer Counter G (TCG)

Initial value:

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by

bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate

TCG as an interval timer * . In input capture timer operation, the TCG value can be cleared by the

rising edge, falling edge, or both edges of the input capture input signal, according to the setting

made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG in IRR2 is set to 1, and if

IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: * An input capture signal may be generated when TMIG is modified.

Initial Value

Rev. 7.00 Mar 10, 2005 page 283 of 652

Section 9 Timers

REJ09B0042-0700