Additional Usage Notes - Renesas H8 Series Hardware Manual

Section 12 A/D Converter
12.7.3

Additional Usage Notes

• Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D
start register (ADSR) is cleared to 0.
• Changing the digital input signal at an adjacent pin during A/D conversion may adversely
affect conversion accuracy.
• When A/D conversion is started after clearing module standby mode, wait for 10 φ clock
cycles before starting.
• In active mode or sleep mode, analog power supply current (AI
resistance even when the A/D converter is not operating. Therefore, if the A/D converter is not
used, it is recommended that AV
ADCKSTP (A/D converter module standby mode control) bit be cleared to 0 in clock stop
register 1 (CKSTPR1).
Rev. 7.00 Mar 10, 2005 page 414 of 652
REJ09B0042-0700
be connected to the system power supply and the
CC
) flows into the ladder
STOP1