Dsd Audio; Hbr Audio; Table 61: Valid Configuration For Audioif_Sf[2:0] Address B8 (Main), Address 0X74[4:2] - Analog Devices ADV8003 Hardware Manual

Function
spdif_sf[3:0]
0000 
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
6.11.2.3.

DSD Audio

The ADV8003 uses 1-bit Audio Sample packets to transmit DSD audio data across the HDMI link to the downstream sink. The ADV8003
supports up to six channels of DSD data which can be input onto six data lines clocked by the signal input to DSD_CLK.
The ADV8003 can be configured to receive a DSD stream by setting
the ADV8003 can be set via the
DSD clock input to SCLK has a frequency that is 64 times the audio sampling frequency programmed in the
Refer to Table 60 for additional details on the DSD modes supported by the ADV8003.
audio_input_sel Value
≠0b010
0b011
6.11.2.4.

HBR Audio

The ADV8003 uses an HBR audio packet to transmit across the TMDS link compressed audio streams conforming to IEC 61937 and with
high bit rate (that is, bit rate higher than 6.144 Mbps).
The ADV8003 can be configured to receive an HBR stream by setting
stream(s) with or without biphase mark (BPM) encoding can be selected via the
input through the pin MCLK_IN is always required for the BPM encoding modes. For HBR mode, the audio sampling frequency must be
set via the audioif_sf[2:0] field.
papb_sync can be toggled from 0 to 1 to synchronize the Pa and Pb syncword, which marks the beginning of a stream repetition with the
subpacket 0. For data bursts with a repetition period, which is a multiple of four frames, the synchronization will persist. If the data burst
does not have a repetition period of four frames, setting
the bit from 0 to 1 causes the one time synchronization, so setting the bit from 1 to 0 will have no effect.
Rev. B, August 2013
Description
44.1kHz
NA
48 kHz
32kHz
NA
NA
NA
NA
88.2kHz
NA
96kHz
NA
176.4kHz
NA
192kHz
NA
audio_mode[1:0] field. The audio sampling frequency must be set via the

Table 61: Valid Configuration for audioif_sf[2:0] Address B8 (Main), Address 0x74[4:2]

audioif_sf Value Options
0b000
0b001
0b010
0b011
0b100
0b101
0b110
0b111
audio_input_sel[2:0]
Corresponding Configuration
Not DSD Audio
DSD Audio, 64x32 kHz
DSD Audio, 64x44.1 kHz
DSD Audio, 64x48 kHz
DSD Audio, 64x88.2 kHz
DSD Audio, 64x96 kHz
DSD Audio, 64x176.4 kHz
DSD Audio, 64x192 kHz
audio_input_sel[2:0]
audio_mode[1:0]
papb_sync is not needed but will not have any negative effects. The transition of
271
ADV8003 Hardware Manual
to 0b010. The mode of the DSD stream input to
audioif_sf[2:0]
audioif_sf[2:0]
to 0b011. The use of one or four input
field. Note that an audio master clock
field. Note the
field.