Analog Devices ADV8003 Hardware Manual page 102

Video signal processor with motion adaptive deinterlacing, scaling, bitmap osd, dual hdmi tx and video encoder
Table of Contents

Advertisement

Function
exosd_ddr_yc_swap
0 
1
exosd_ddr_edge_sel, IO Map, Address 0x1B6A[3]
This bit is used to select which edge the first sample of DDR data is latched on.
Function
exosd_ddr_edge_sel
0 
1
Using the pixel clock as a reference, ADV8003 expects the Y sample on a rising edge and then a chroma sample on the falling edge. When
exosd_ddr_yc_swap
is set, ADV8003 expects a chroma sample on the rising edge and the Y sample on the falling edge.
exosd_swap_cb_cr_422
can be used to swap the order of the chroma data. By default, ADV8003 expects a sequence of Cb, Cr, Cb, Cr...
When
exosd_swap_cb_cr_422
exosd_swap_cb_cr_422, IO Map, Address 0x1B69[7]
This bit is used to swap the order of the C data when decoding 4:2:2 data.
Function
exosd_swap_cb_cr_422
0 
1
exosd_ps444_r444_conv
is used to convert from pseudo 444 video data to real 444. All processing occurs in the ADV8003 in 4:4:4 mode.
Therefore, if video input to the device is not in this format, it must be first converted to 4:4:4. Setting this bit to 1 converts video data to
4:4:4.
exosd_ps444_r444_conv, IO Map, Address 0x1B69[6]
This bit is used to convert 4:2:2 data to pseudo 444 or to real 444.
Function
exosd_ps444_r444_con
v
0 
1
exosd_rev_bus
is used to reverse the order of the video TTL input. By default, this is set to non reversed.
exosd_rev_bus, IO Map, Address 0x1B6B[4]
This bit is used to reverse the input video bus, i.e. D[23:0] -> D[0:23].
Function
exosd_rev_bus
0 
1
exosd_hs_pol,
exosd_vs_pol
Rev. B, August 2013
Description
Y on rising edge of clock
C on rising edge of clock
Description
Posedge data first
Negedge data first
is set, ADV8003 expects a sequence of Cr, Cb, Cr, Cb....
Description
Cb/Cr decoding
Cr/Cb decoding
Description
Nothing done.
Pseudo444 to Real 444 conversion.
Description
Reverse the pin mapping on the OSD bus
Use the OSD bus as it comes from the pins
and
exosd_de_pol
configure the polarity of the input video timing signals. These must be set depending on
102
ADV8003 Hardware Manual

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADV8003 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents