Ddr Bypass Mode; Progressive To Interlaced Converter In Svsp - Analog Devices ADV8003 Hardware Manual

Video signal processor with motion adaptive deinterlacing, scaling, bitmap osd, dual hdmi tx and video encoder
Table of Contents

Advertisement

Function
svsp_dp_output_blank
0 
1

3.3.3.4. DDR Bypass Mode

In the case where the SVSP is being used to upscale or downscale between 1080p and 720p, external DDR2 memory is not required.
Internal line buffers allow the user to convert between these two resolutions while maintaining the full external memory bandwidth for
both the PVSP and OSD. The DDR bypass mode provided in the SVSP can be manually enabled/disabled using svsp_ddr_bypass. DDR2
bypass mode can be automatically configured using
mode is to be set manually,
Note: This option is only available to the user when scaling between two resolutions which have the same frame rate.
svsp_man_set_ddr_bypass, Secondary VSP Map, Address 0xE662[0]
This bit is used to enable manually setting DDR bypass. If this bit is set to 1, SVSP will bypass DDR while svsp_ddr_bypass is 1, or not
bypass DDR while svsp_ddr_bypass is 0.
Function
svsp_man_set_ddr_byp
ass
0 
1
svsp_ddr_bypass, Secondary VSP Map, Address 0xE649[7]
This bit is used to bypass external memory. This register's value will be used while svsp_man_set_ddr_bypass is 1.
Function
svsp_ddr_bypass
0 
1

3.3.3.5. Progressive to Interlaced Converter in SVSP

The PtoI converter block in the SVSP is used to convert progressive video to interlaced video. It drops odd or even lines of the progressive
video based on the output interlaced video field signal. Support is limited to 480p and 576p. The associated interlaced timing signals can
be generated in the PtoI hardware block.
The PtoI converter in the SVSP cannot operate in standalone mode – it must be connected to the SVSP.
The PtoI hardware can be enabled using svsp_p2i_enable.
svsp_p2i_enable, Secondary VSP Map, Address 0xE649[5]
This bit is used to enable the PtoI in Secondary VSP.
Function
svsp_p2i_enable
0 
1
Rev. B, August 2013
Description
Not output default color
Output default color
svsp_autocfg_input_vid[7:0]
svsp_man_set_ddr_bypass
Description
Disable
Enable
Description
Not bypass external memory
Bypass external memory
Description
Disable
Enable
must be set to 1.
201
and svsp_autocfg_output_vid[7:0]. If the DDR bypass
ADV8003 Hardware Manual

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADV8003 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents