Operation - NEC V850ES/KE1+ User Manual

21.3 Operation

The clock monitor start and stop conditions are as follows.
<Monitor start condition>
Set the CLM.CLME bit to 1
<Monitor stop conditions>
• When the oscillation stabilization time is counted after the STOP mode has been released
• When the main clock is stopped (PCC.MCK bit = 1 when subclock operates and PCC.CLS bit = 0 when main
clock operates)
• When the sampling clock (internal oscillation clock) is stopped
• When the CPU operates on internal oscillation clock
(When CLME Bit = 1, During Internal Oscillation Clock Operation)
Operation Mode
Normal operation mode
HALT mode
IDLE mode
STOP mode
Subclock operation mode
Sub-IDLE mode
Subclock operation mode
Sub-IDLE mode
Internal oscillation clock operation mode
During reset
Notes 1. Internal oscillator can be stopped by setting the RCM.RSTOP bit to 1.
(Valid only when specified by mask option/option byte. For details, refer to CHAPTER 25 MASK
OPTION/OPTION BYTE).
2. The clock monitor is stopped while internal oscillator is stopped.
CHAPTER 21 CLOCK MONITOR
Table 21-1. Operation Status of Clock Monitor
Status of Main Clock
Oscillates
Oscillates
Oscillates
Stops
MCK bit = 0 Oscillates
Oscillates
MCK bit = 1 Stops
Stops
Stops
Stops
User's Manual U16896EJ2V0UD
Status of Internal
Oscillation Clock
Note 1
Oscillates Operates
Note 1
Oscillates Operates
Note 1
Oscillates Operates
Note 1
Oscillates Stops
Note 1
Oscillates Operates
Note 1
Oscillates Operates
Note 1
Oscillates Stops
Note 1
Oscillates Stops
Note 1
Oscillates Stops
Stops Stops
Status of Clock Monitor
Note 2
Note 2
Note 2
Note 2
Note 2
605