NEC V850ES/KE1+ User Manual page 439

32-bit single-chip microcontrollers
Table of Contents

Advertisement

(3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)
The SIRBn register is a 16-bit buffer register that stores receive data.
When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading
data from the SIRBn register.
This register is read-only in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register
is read-only in 8-bit units.
In addition to reset input, this register is also cleared to 0000H by clearing (0) the CSIM0n.CSI0En bit.
Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit =
1).
Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).
2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read
operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register
is read during data transfer, the data cannot be guaranteed.
(a) SIRBn register
After reset: 0000H
15
14
SIRBn
SIRBn
SIRBn
(n = 0, 1)
15
14
(b) SIRBnL register
After reset: 00H
7
SIRBnL
SIRBn7
(n = 0, 1)
CHAPTER 15 CLOCKED SERIAL INTERFACE 0 (CSI0)
R
Address: SIRB0 FFFFFD02H, SIRB1 FFFFFD12H
13
12
11
10
9
SIRBn
SIRBn
SIRBn
SIRBn
SIRBn
SIRBn
13
12
11
10
9
R
Address: SIRB0L FFFFFD02H, SIRB1L FFFFFD12H
6
5
4
SIRBn6
SIRBn5
SIRBn4
User's Manual U16896EJ2V0UD
8
7
6
5
4
3
SIRBn
SIRBn
SIRBn
SIRBn
SIRBn
8
7
6
5
4
3
3
2
1
SIRBn3
SIRBn2
SIRBn1
2
1
0
SIRBn
SIRBn
SIRBn
2
1
0
0
SIRBn0
439

Advertisement

Table of Contents
loading

This manual is also suitable for:

?pd70f3302?pd703302?pd70f3302y?pd703302y

Table of Contents