NEC V850ES/KE1+ User Manual page 405

Cautions 1. In the case of an SBF reception error, the mode returns to the SBF reception mode. The
<R>
<R>
<R>
<R>
<R>
<R>
CHAPTER 14 ASYNCHRONOUS SERIAL INTERFACE (UART)
SBL02 SBL01 SBL00
1 0
1 1
1 1
0 0
0 0
0 1
0 1
1 0
UDIR0
0
MSB
1 LSB
TXDLV0
0 Normal output of TXD0 pin
1
Inverted output of TXD0 pin
status of the SBRF0 bit is held (1).
2. Before setting the SBRT0 bit, make sure that the UARTE0 and RXE0 bits = 1. After setting
the SBRT0 bit to 1, do not clear it to 0 before SBF reception is completed (before an
interrupt request signal is generated).
3. The read value of the SBRT0 bit is always 0. The SBRT0 bit is automatically cleared to 0
after SBF reception has been correctly completed.
4. Before setting the SBTT0 bit to 1, make sure that the UARTE0 and TXE0 bits = 1. After
setting the SBTT0 bit to 1, do not clear it to 0 before SBF transmission is completed
(before an interrupt request signal is generated).
5. The read value of the SBTT0 bit is always 0. The SBTT0 bit is automatically cleared to 0 at
the end of SBF transmission.
6. Before rewriting the UDIR0 and TXDLV0 bits, clear the TXE0 and RXE0 bits to 0.
SBF transmission output width control
1 SBF is output with 13-bit length (default)
0 SBF is output with 14-bit length
1
SBF is output with 15-bit length
0
SBF is output with 16-bit length
1 SBF is output with 17-bit length
0
SBF is output with 18-bit length
1
SBF is output with 19-bit length
0 SBF is output with 20-bit length
First-bit specification
Enables/disables inverting TXD0 pin output
User's Manual U16896EJ2V0UD
(2/2)
405