Special Terminology - Intel Quark SoC X1000 Core Developer's Manual

Hide thumbs Also See for Quark SoC X1000 Core:
Table of Contents

Advertisement

®
About this Manual—Intel
Register Bits
Register Names
Signal Names
1.3

Special Terminology

The following terms have special meanings in this manual.
Assert and De-assert
DOS I/O Address
Expanded I/O Address All peripheral registers reside at I/O addresses 0F000H–0FFFFH.
PC/AT Address
Set and Clear
October 2013
Order Number: 329679-001US
Quark Core
µF
pF
V
When the text refers to more that one bit, the range of bits is
represented by the highest and lowest numbered bits,
separated by a colon (example: A[15:8]). The first bit shown
(15 in the example) is the most-significant bit and the second
bit shown (8) is the least-significant bit.
Register names are shown in upper case. If a register name
contains a lower case, italic character, it represents more than
one register. For example, PnCFG represents three registers:
P1CFG, P2CFG, and P3CFG.
Signal names are shown in upper case. When several signals
share a common name, an individual signal is represented by
the signal name followed by a number, whereas the group is
represented by the signal name followed by a variable (n). For
example, the lower chip select signals are named CS0#, CS1#,
CS2#, and so on; they are collectively called CSn#. A pound
symbol (#) appended to a signal name identifies an active-low
signal. Port pins are represented by the port abbreviation, a
period, and the pin number (e.g., P1.0, P1.1).
The terms assert and de-assert refer to the act of making a
signal active and inactive, respectively. The active polarity
(high/low) is defined by the signal name. Active-low signals are
designated by the pound symbol (#) suffix; active-high signals
have no suffix. To assert RD# is to drive it low; to assert HOLD
is to drive it high; to de-assert RD# is to drive it high; to de-
assert HOLD is to drive it low.
Peripherals compatible with PC/AT system architecture can be
mapped into DOS (or PC/AT) addresses 0H–03FFH. In this
manual, DOS address and PC/AT address are synonymous.
PC/AT-compatible integrated peripherals can also be mapped
into DOS (or PC/AT) address space (0H–03FFH).
Integrated peripherals that are compatible with PC/AT system
architecture can be mapped into PC/AT (or DOS) addresses 0H–
03FFH. In this manual, the terms DOS address and PC/AT
address are synonymous.
The terms set and clear refer to the value of a bit or the act of
giving it a value. If a bit is set, its value is "1"; setting a bit gives
it a "1" value. If a bit is clear, its value is "0"; clearing a bit gives
it a "0" value.
microfarads
picofarads
volts
Intel
®
Quark SoC X1000 Core
Developer's Manual
19

Advertisement

Table of Contents
loading

Table of Contents