Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implie d warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.
Page 5
Intel® Server Board S3000PT TPS Table of Contents 7.4.4 Serial Port Connectors ..................67 7.4.5 USB Connector ....................67 Fan Headers ......................68 Miscellaneous Headers and Connectors .............. 69 7.6.1 Back Panel I/O Connectors .................. 69 7.6.2...
Page 6
List of Figures Figure 1. Intel® Server Board S3000PT Layout ................4 Figure 2. Intel® Server Board S3000PT Block Diagram .............. 6 Figure 3. Memory Bank Label Definition ................... 14 Figure 4. Interrupt Routing Diagram ..................19 Figure 5.
Page 7
Table 11. Video Modes ......................21 Table 12. Intel® 82573E Interface Connector (NIC1)..............22 Table 13. Intel® 82573V Interface Connector (NIC2) ..............22 Table 14. Serial A Header Pin -out..................... 23 Table 15. Serial B Header Pin-out..................... 23 Table 16.
Intel® server boards contain a number of high -density VLSI* and power delivery components that need adequate airflow to cool. Intel’s own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together.
Server Board Overview Intel® Server Board S3000 PT TPS Server Board Overview The Intel® Server Board S3000PT is a monolithic printed circuit board with features that support the UP server market. Intel® Server Board S3000PT Feature Set The Intel® Server Board S3000PT supports the following feature set: Processor and Front Side Bus (FSB) support Supports Intel®...
Page 11
Customized 14-pin SSI front panel 2x9 power connectors Fan support Three customized 8-pin fan headers with PWM and Tach capability One 4-pin fan header without PWM and Tach capability Intel® Light-guided Diagnostic LEDs to display POST code indicato rs during boot Revision 1.3...
Server Board Overview Intel® Server Board S3000PT TPS The following figure shows the board layout of the Intel® Server Board S3000PT. Each connector and major component is identified by letter and is identified in Table 1. Figure 1. Intel® Server Board S3000PT Layout...
® Intel 3000 Memory Controller Hub Intel® 82573E LAN Controller (MCH) 775-Land (LGA) CPU Socket Intel® AMT firmware (NIC1) update jumper System Fan 1 (8-pin) Clear CMOS jumper System Fan 2 (8-pin) NIC1 SPI Flash System Fan 3 (8-pin) Intel® 82573V LAN Controller...
Intel® Server Board S3000PT TPS Functional Architecture This section provides a high -level description of the functionality associated with the architectural blocks that make up the Intel® Server Board S3000PT. Figure 2. Intel® Server Board S3000PT Block Diagram Revision 1.3...
IA-32 instruction set, while supporting 64 -bit native mode operation when coupled with supported 64 -bit operating systems and applications. The Celeron® Processor is not available with dual core, Hyper -Threading Technology or Intel® EM64T. 3.1.1 Processor Voltage Regulator Down (VRD) The Intel®...
BIOS setup option or jumpers. 3.1.3 Processor Support ® The Intel® Server Board S3000PT supports one processor in the Intel LGA775 package. The support circuitry on the server board consists of the following: ®...
Intel® Server Board S3000PT TPS Functional Architecture Note: For a complete list of all supported processors, please visit the Intel® Server Board S3000PT support site located at the following URL: http://support.intel.com/support/motherboards/server/S3000PT/ In addition to the circuitry described above, the processor subsystem contains the following: Reset configuration logic ®...
Functional Architecture Intel® Server Board S3000PT TPS Other features provided by the MCH include the following: Full support of ECC on the DDR2 memory bus Twelve deep in-order queue, two deep defer queue Full support of un-buffered DDR2 ECC DIMMs Support for 256-MB, 512-MB, 1-GB and 2-GB DDR2 memory modules 3.2.1.2...
(add-in card, on board devices) through the PCI Express* interface. If the cycle is directed to the Intel® ICH7R controller, the cycle is output on the MCH’s DMI bus. All I/O for the board, including PCI and PC -compatible I/O, is directed through the MCH and then through the Intel®...
Page 20
Power management System RTC Supports the SMBus 2.0 Specification General-purpose I/O (GPIO) The following are the descriptions of how each supporte d feature is used for the Intel® ICH7R controller on the board. 3.2.2.1.1 SATA Controller The Intel® ICH7R controller has an integrated SATA host controller that supports independent DMA operation on four ports and supports data transfer rates of up to 3.0 Gb/s (300 MB/s).
(suspend) states (e.g., Suspend -to-RAM and Suspend-to-Disk). A hardware- based thermal management circuit permits a software-independent entrance to low-power states. The Intel® ICH7R controller contains full support for the Advanced Configuration and Power Interface (ACPI) Specification, Revision 3.0. The server board supports sleep states S1, S4, and S5.
PCI Subsystem There are three independent PCI bus segments directed from the Intel® ICH7R controller on the Intel® Server Board S3000PT. PCI Segment A is a legacy PCI bus while PCI Segments B and C are PCI Express*. Revision 1.3...
3.4.1.1.2 Segment A Arbitration PCI Segment A supports two PCI devices: the Intel® ICH7R and one PCI bus master (NIC). All PCI masters must arbitrate for PCI access, using resources supplied by the Intel® ICH7 R. The host bridge PCI interface (ICH7 R) arbitration lines REQx* and GNTx* are a special case in that they are internal to the host bridge.
For APIC mode, the server board interrupt architecture incorporates three Intel I/O APIC devices to manage and broadcast interrupts to local APICs in each processor. The Intel® I/O APICs monitor each interrupt on each PCI device, including PCI slots in addition to the ISA compatibility interrupts IRQ (0-15).
3.4.2.4 Serialized IRQ Support The Intel® Server Board S3000PT supports a serialized interrupt delivery mechanism. Serialized Interrupt Requests (SERIRQ) consists of a start frame, a minimum o f 17 IRQ / data channels, and a stop frame. Any slave device in the quiet mode may initiate the start frame.
Network Interface Controller (NIC) The Intel® Server Board S3000PT supports two 10/100/1000 Base-T network interfaces. NIC1 is an Intel® 82573E Gigabit Ethernet Controller resourced with a x1 PCI Express* interface from the Intel® ICH7R (PCI Segment C). NIC2 is an Intel® 82573V Gigabit Ethernet Controller resourced with a x1 PCI Express* interface from the Intel®...
1000 Mbps, 100 Mbps, or 10 Mbps. 3.5.2.1 NIC Connector and Status LEDs The NICs drive two LEDs located on each network interface connector. Table 12. Intel® 82573E Interface Connector (NIC1) Color LED State Condition LAN link is not established.
The board incorporates a SPI flash memory which can work with 16 megabit SPI serial flash devices that provide 1024K x 8 or 512K x 8 of BIOS and non-volatile storage space. The flash device is connected through th e SPI bus from the Intel® ICH7R controller. Revision 1.3...
Functional Architecture Intel® Server Board S3000PT TPS 3.5.5 System Health Support SMBus 2.0 is the interface used to connect the system health sensors of the Super I/O SMsC* SCH5027 or SCH5017 chip. The following is supported: Three PWM-based fan controls and six fan speed tachometers...
The string is formatted as follows: BoardFamilyID.OEMID.MajorRev.MinorRev.BuildID.B uildDateTime Where: BoardFamilyID = String name for this board family. OEMID = Three-character OEM ID. “86B” is used for Intel EPSD. MajorRev = Two decimal digits MinorRev = Two decimal digits BuildID = Four decimal digits...
Operation BIOS Setup has the following f eatures: Localization. The Intel Server Board BIOS will only be available in English. BIOS Setup is functional via console redirection over various terminal emulation standards. This may limit some functionality for compatibility , e.g., usage of colors or some keys or key sequences or support of pointing devices.
System BIOS 4.3.1.2 Entering BIOS Setup BIOS Setup is started by pressing <F2> during boot time when the OEM or Intel logo is displayed. When Quiet Boot is disabled, there will be a message “press <F2> to enter setup” displayed on the diagnostics screen.
System BIOS Intel® Server Board S3000PT TPS Option Description Change Value The plus key on the keypad is used to change the value of the current menu item to the next value. This key scrolls through the values in the associated pick list without displaying the full list.
Intel® Server Board S3000PT System BIOS 4.3.2.1 Main Screen The Main screen is the screen that is first displayed when BIOS Setup is entered. Server Boot Boot Error Main Advanced Security Exit Management Options Manager Manager Logged in as <Admin or User>...
System BIOS Intel® Server Board S3000PT TPS Setup Item Options Help Text Comment System Date [MM/DD/YYYY] Month valid values are 1 to 12. Help text depends on the sub -field selected (Month, Day, or Year). Day valid values are 1 to 31.
Intel® Server Board S3000PT System BIOS 4.3.2.2.1 Processor Screen The Processor screen provides a place for the user to view the processor core frequency, system bus frequency, and enable or disable several processor options. The user can also select an option to view information about a specific processor.
System BIOS Intel® Server Board S3000PT TPS Setup Item Options Help Text Comment HyperThreading Enable Enables or disables Intel® Hyper- Technology Threading Technology on the Disable processors. Select Disabled if your operation system is Microsoft Windows 2000*. ® Enhanced SpeedStep...
Intel® Server Board S3000PT System BIOS Table 20. Setup Utility — Memory Configuration Screen Fields Setup Item Options Help Text Comment Total Memory No entry allowed Information only. The amount of memory available in the system in the form of installed DIMMs, in units of MB or GB.
System BIOS Intel® Server Board S3000PT TPS Table 21. Setup Utility — ATA Controller Configuration Screen Fields Setup Item Option Help Text Comment Onboard SATA Enable / Disable Help: Onboard SATA When enabled, the SATA Controller Controller controller can be configured in IDE, RAID, or AHCI Mode.
Intel® Server Board S3000PT System BIOS Configure SATA as Enable / Disable Help: Configure SATA as Unavailable when AHCI mode is RAID RAID enabled. This mode can be selected only when the SATA controller is in Enhanced Mode. Staggard Spin Up...
System BIOS Intel® Server Board S3000PT TPS 4.3.2.2.5 USB Controller Screen Advanced USB Function Module Version 08.04.02 USB Devices Enabled: <Total USB Devices in System> USB Controller Enabled / Disabled Legacy USB Support Enabled / Disabled / Auto Port 60/64 Emulation...
Intel® Server Board S3000PT System BIOS Generic USB If Auto, the USB device less than 530MB will Auto Flash Drive be enumerated as floppy. Forced FDD option Floppy can be used to force HDD formatted drive to Forced FDD boot as FDD (e.g., ZIP drive)
System BIOS Intel® Server Board S3000PT TPS Advanced Power After Power Failure Power Off/ Last state/ Power On Wake On LAN from S5 Power off / Power on Figure 14. Setup Utility — Power Screen Display Setup Item Option Help Text...
Intel® Server Board S3000PT System BIOS Table 26. Setup Utility — System Acoustic and Performance Configuration Screen Fields Setup Item Option Help Text Comment NumLock Turns keyboard NumLock on or System boot off. with NumLock default setting to ON or OFF.
System BIOS Intel® Server Board S3000PT TPS Server Boot Boot Main Advanced Security Exit Options Manager Management Clear System Event Log Enabled / Disabled Event Logging Enabled / Disabled ECC Event Logging Enabled / Disabled Event Log Area Status Available / Full...
Page 51
Intel® Server Board S3000PT System BIOS Setup Item Option Help Text Comment Enter AMTBx Setup Enabled / Enable or disable Intel® AMT (active Disabled management technology) ® ® Reset Intel This allows user to reset Intel AMT to This item only shows up when “ASF its default state.
Intel® Server Board S3000PT System BIOS 4.3.2.5.3 Server Mangement System Information Screen The Server Management System Informatio n screen displays part numbers, serial numbers , and firmware revisions. To access this screen from the Main screen, selec t Server Management | System Information.
System BIOS Intel® Server Board S3000PT TPS 4.3.2.6 Boot Options The Boot Options screen displays all the boot devices and provides the user with the ability to set the order of boot options. Server Boot Boot Error Main Advanced Security...
Intel® Server Board S3000PT System BIOS Table 32. Setup Utility — Error Manager Screen Fields Setup Item Option Help Text Comment A List of boot devices # Boot system using the selected Can boot the system from the item. selected item by pressing “enter”.
System BIOS Intel® Server Board S3000PT TPS Server Boot Boot Main Advanced Security Error Manager Exit Management Options Manager Save Changes and Exit Discard Changes and Exit Save Changes Discard Changes Restore Defaults Save as User Default Values Restore User Default Values Figure 25.
Intel® Server Board S3000PT System BIOS Loading BIOS Defaults Different mechanisms exist for resetting t he system configuration to the default values. When a request to reset the system configuration is detected, the BIOS loads the default system configuration values during the next POST. The request to reset the system to the defaults can...
Platform Management Architecture Intel® Server Board S3000PT TPS Platform Management Architecture The BIOS supports many standards -based server management features and several proprietary features. Console Redirection The BIOS supports redirection of both video and keyboard via a serial link (COM port). When...
Intel Active Management Technology (AMT) Intel® Active Management Technology architec ture is based on market demand for a platform management solution that provides remote management capabilities independent of system power states. The Intel® AMT architecture is centered around the Intel® ICH7R IO controller and Intel®...
Page 60
IO (MMIO) registers. These MMIO registers follow the usage model used in the Intel® 8742 Universal Peripheral Interface microcontroller. The term ‘Keyboard Controller Style’ reflects the fact that the Intel ® 8742 interface is used as the system keyboard controller interface in PC architecture computer systems.
Intel® Server Board S3000PT Platform Management Architecture Table 36. Function List Function Vendor ID Device ID Intel® 82573E LAN 0x8086 0x108B/0x108C (V/E) 0x8086 0x108D Serial Port 0x8086 0x108F 0x8086 0x108E Wired For Management (WFM) Wired for Management is an industry -wide initiative to increase overall manageabilit y and reduce total cost of ownership.
Platform Management Architecture Intel® Server Board S3000PT TPS Table 37. Security Features Operating Model Mode Entry Method / Entry Criteria Behavior Exit Criteria After Exit Event Password on Power On / User password set System halts for User Front control panel...
Error Reporting and Handling Intel® Server Board S3000PT TPS Error Reporting and Handling This chapter defines the following error handling features: Error Handling and Logging Error Messages and Beep Codes Error Handling and Logging This section defines how errors are handled by the system BIOS . In addition, error-logging techniques are described and beep codes for errors are defined.
Intel® Server Board S3000PT TPS Error Reporting and Handling PCI PERR error PERR error happens on PCI bus POST / Runtime PCI SERR error SERR error happens on PCI bus POST / Runtime 6.1.2 Error Logging via SMI Handler The SMI handler is used to handle and log system level events. The SMI handler pre -processes all system errors, even those that are normally considered to generate an NMI.
Error Reporting and Handling Intel® Server Board S3000PT TPS Table 39. SMBIOS Type 15 Event Record F ormat Offset Name Length Description EventType Byte Specifies the “Type” of event noted in an event-log entry as defined in table. Length Byte Specifies the byte length of the event record, including the record’s Type and...
For more information about the EFI_STATUS_CODE_TYPE and EFI_STATUS_CODE_VALUE definitions, refer to Intel Platform Innovation Framework for EFI Status Codes Specification , version 0.92. Errors are also displayed on the BIOS Setup screen under the Server Management / View...
Error Reporting and Handling Intel® Server Board S3000PT TPS Each POST code is represented by a combination of colors from the four LEDs. The LEDs are capable of displaying three colors: green, red, and amber. The POST codes are divided into an upper nibble and a lower nibble.
Error Reporting and Handling Intel® Server Board S3000PT TPS Pause: The message is displayed in the Error Manager screen, an error may be logged to the NVRAM, and user input is required to continue. The user can take i mmediate corrective action or choose to continue booting.
Intel® Server Board S3000PT TPS Connectors and Jumper Blocks Connectors and Jumper Blocks Power Connectors The power supply connection is supplied to the system through the 18 -pin connector. The following table defines the pin -outs of the connector. Table 45. Power Connector Pin -out (J3K2)
Connectors and Jumper Blocks Intel® Server Board S3000PT TPS Front Panel Connector A 14-pin header is provided to support a system front panel. The header contains reset, NM I, power control buttons, and LED indicators . The following table details the pin -out of this header.
NIC2_MDI1_DP NIC2_MDI1_DN 7.4.3 SATA Connectors The Intel® ICH7R controller integrates a SATA controller with two SATA ports. The pin-out for these four connectors is defined in the following table . Table 51. SATA Connector Pin -out (J1C2, J1C3) Signal Name...
7.4.4 Serial Port Connectors One fully-functional serial port and one Tx/Rx only serial port is provided on the Intel® Server Board S3000PT. A standard, external DB9 serial connector is located on the back edge of the server board to supply a Serial A interface. An internal 3-pin header supplies a Serial B interface.
Intel® Server Board S3000PT TPS Connectors and Jumper Blocks Table 55. Optional USB Connection Header Pin -out (J1C1) Signal Name Signal Name Key (pin removed) USB_FRONT1_INDUCTOR_DP USB_FRONT2_INDUCTOR_DP USB_FRONT1_INDUCTOR_DN USB_FRONT2_INDUCTOR_DN USB_FNT_PWR (Fused VCC, +5V /w over current USB_FNT_PWR (Fused VCC, +5V /w over current...
Connectors and Jumper Blocks Intel® Server Board S3000 PT TPS Miscellaneous Headers and Connectors 7.6.1 Back Panel I/O Connectors Figure 27. Back Panel I/O Connections (not to scale) 7.6.2 Non-Standard Connector Information Revision 1.3...
Clear = J1B1, NIC1 FW update = J1B2) located just behind the DIMM slots and near the board edge. The Intel® Server Board S3000PT provides two 3-pin jumper blocks that are used to perform clearing of NVRAM and enabling of NIC1 firmware update options. The factory defaults are set to Normal mode for each function.
Jumper in Recover position disables NVRAM Disable NIC1 firmware upda te Recover protection of NIC1. It allows the user to protection update Intel® AMT firmware for NIC1. Table 60. System Maintenance Mode Jumper Options (J1B3) Name Pin – Pin Function...
VDD means supply voltage for the device . Mean Time Between Failures (MTBF) Test Results This section provides results of MTBF testing conducted by an Intel testing facility. MTBF is a standard measure for the reliability and performance of the board under extreme working conditions.
Design and Environmental Specifications Power Budget ® The following table shows the power consumed on each supply line for the Intel Server Board S3000PT that is configured with one processor (130W max). This configuration includes four 1- GB DDR2 DIMMs stacked burst at 90% max. The numbers provided in the table should be used for reference purposes only.
Note: Legally the product is required to comply with Class A emission requirem ents as it is intended for a commercial type market place. Intel targets 10db margin to Class A Limits . The Intel® Server Board S3000PT has been tested and verified to comply with the following electromagnetic compatibility (EMC) regulations when installed in a compatible Intel host system.
Design and Environmental Specifications Intel® Server Board S3000PT TPS 9.2.4 Product Regulatory Compliance Markings This product is marked with the following Product Certification Markings. Table 63. Product Certification Markings Electromagnetic Compatibility Notices 9.3.1 Industry Canada (ICES-003) Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe A prescrites dans la norme sur le matériel brouilleur: “Apparelis...
C-Tick mark to illustrate compliance. Restriction of Hazardous Substances (RoHS) Intel has a system in place to restrict the use o f banned substances in accordance with the European Directive 2002/95/EC. Compliance is based on declaration that materials banned in the RoHS Directive are either (1) below all applicable substance threshold limits or (2) an approved/pending RoHS exemptio n applies.
Design and Environmental Specifications Intel® Server Board S3000PT TPS Mechanical Specifications The following figure shows a mechanical drawing of the Intel® Server Board S3000PT. Figure 28. Intel® Server Board S3000PT Mechanical Drawing Revision 1.3...
10.1 Monitored Components The Intel® Server Board S3000PT has an SMsC* SCH5027 or SCH5017 Super IO controller with integrated hardware monitoring function. It provides basic server hardware monitoring which alerts a system administrator if a hardware problem occurs on the board. It also has implemented some fan speed control/monitor pins.
Glossary Intel® Server Board S3000PT TPS Glossary This appendix contains important terms used in the preceding chapters. For ease of us e, numeric entries are listed first (e.g., “82460GX”) with alpha entries following (e.g., “AGP 4x”). Acronyms are then entered in their respective place, with non -acronyms following.
Page 89
Intel® Server Board S3000PT TPS Glossary Term Definition Least Significant Bit 1024 KB Multi-Bit Error milliseconds Most Significant Bit MTBF Mean Time Between Failures multiplexor Network Interface Card Non-maskable Interrupt Original equipment manufacturer Unit of electrical resistance PBGA Pin Ball Grid Array...
Page 90
Glossary Intel® Server Board S3000PT TPS Term Definition Voltage Identification Voltage Regulator Module Word 16-bit quantity Zero Channel RAID Revision 1.3...
Platform Management FRU Information Storage Definition v1.0, http://developer.intel.com/design/servers/ipmi Hardware Design Guide for Microsoft Windows 2000 Server , Version 3.0, http://www.microsoft.com/whdc/system/platform/pcdesign/desguide/serverdg.mspx#ESB Application Note AP-485: Intel Processor Identification and the CPUID Function , http://www.intel.com/design/xeon/applnots/241 618.htm Intelligent Platform Management Bus Specification , Version 1.0, http://developer.intel.com/design/servers/ipmi/spec.htm Intelligent Platform Management Interface Specificat ion, Version 1.5,...
Page 92
ACPI Static Resource Affinity Table, Version 1.2, http://www.microsoft.com/whdc/hwdev/platform/proc/SRAT.mspx SYSID BIOS Support Interface Requirement Specification , Version 1.2 Intel® Platform Innovation Framework for EFI Firmware Volume Specification , Revision 0.9, Intel Corporation, 2004, ftp://download.intel.com/technology/framework/docs/Fv.pdf Universal Host Controller Interface Design Guid e, http://developer.intel.com/design/USB/UHCI11D.htm...
Need help?
Do you have a question about the S3000PT - Server Board Motherboard and is the answer not in the manual?
Questions and answers