Table of Contents
Advertisement
MCF5282 Key Features
debug interface, users can access real-time trace and debug information. This allows the
processor and system to be debugged at full speed without the need for costly in-circuit
emulators. The debug interface is a superset of the BDM interface provided on Motorola's
683xx family of parts.
The on-chip breakpoint resources include a total of 6 programmable registers—a set of
address registers (with two 32-bit registers), a set of data registers (with a 32-bit data
register plus a 32-bit data mask register), and one 32-bit PC register plus a 32-bit PC mask
register. These registers can be accessed through the dedicated debug serial communication
channel or from the processor's supervisor mode programming model. The breakpoint
registers can be configured to generate triggers by combining the address, data, and PC
conditions in a variety of single or dual-level definitions. The trigger event can be
programmed to generate a processor halt or initiate a debug interrupt exception.
To support program trace, the Version 2 debug module provides processor status (PST[3:0])
and debug data (DDATA[3:0]) ports. These buses and the CLKOUT output provide
execution status, captured operand data, and branch target addresses defining the dynamic
execution path of the processor at the CPU's clock rate.
1.1.2
System Control Module
This section details the functionality of the System Control Module (SCM) which provides
the programming model for the System Access Control Unit (SACU), the system bus
arbiter, a 32-bit Core Watchdog Timer (CWT), and the system control registers and logic.
Specifically, the system control includes the internal peripheral system base address
register (IPSBAR), the processor's dual-port RAM base address register (RAMBAR), and
system control registers that include low-power and core watchdog timer control.
1.1.3
External Interface Module (EIM)
The external interface module handles the transfer of information between the internal core
and memory, peripherals, or other processing elements in the external address space.
Programmable chip-select outputs provide signals to enable external memory and
peripheral circuits, providing all handshaking and timing signals for automatic wait-state
insertion and data bus sizing.
Base memory address and block size are programmable, with some restrictions. For
example, the starting address must be on a boundary that is a multiple of the block size.
Each chip select can be configured to provide read and write enable signals suitable for use
with most popular static RAMs and peripherals. Data bus width (8-bit, 16-bit, or 32-bit) is
programmable on all chip selects, and further decoding is available for protection from user
mode access or read-only access.
1-10
MCF5282 User's Manual
MOTOROLA
Advertisement
Table of Contents
