Figure 6.4-9 Flash 32-Bit Write Procedure - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

32-bit Read
The code snippet below show how to do 32-bit read:
FMC->ISPCMD = FMC_ISPCMD_READ;
FMC->ISPADDR = u32Addr;
FMC->ISPTRG = FMC_ISPTRG_ISPGO_Msk;
while (FMC->ISPTRG & FMC_ISPTRG_ISPGO_Msk) ; // ISPGO bit ==1
return FMC->ISPDAT;
64-bit Read
Code snippet below show how to do 64-bit read:
FMC->ISPCMD = FMC_ISPCMD_READ_64;
FMC->ISPADDR
= u32addr;
FMC->ISPDAT = 0x0;
FMC->ISPTRG = FMC_ISPTRG_ISPGO_Msk;
while (FMC->ISPSTS & FMC_ISPSTS_ISPBUSY_Msk) ;
...
*u32data0 = FMC->MPDAT0;
*u32data1 = FMC->MPDAT1;
6.4.4.5.2
Write Operations
The ISD94100 series supports 32-bit, 64-bit and multi-word flash write operations.
32-bit Write
Figure 6.4-9 illustrates the operation flow of 32-bit write. The user first writes the 32-bit data into
FMC_ISPDAT register and in turn the device will write the data into the flash destination address.
Enable ISPEN
Write FMC_ISPADDR
Write FMC_ISPCMD
Write FMC_ISPDAT
Set ISPGO = 1
Check ISPGO = 0
YES
Sep 9, 2019
ISD94100 Series Technical Reference Manual
// op code for 32-bit read is 0x00
// the flash memory address where read from
// set ISPGO bit to start reading
// op code for 64-bit read is 0x40
// set ISPGO bit to start reading
Start
Set PT
NO
?

Figure 6.4-9 flash 32-bit write procedure

Page 203 of 928
operation in progress
End of Flash Operation
Check ISPFF = 1?
End of ISP
NO
Operation
?
YES
Stop
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents