Figure 6.7-9 External Capture Mode; Figure 6.7-10 External Reset Counter Mode - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

User can enable or disable TMx_EXT pin de-bounce circuit by setting CAPDBEN
(TIMERx_EXTCTL[6]). The transition frequency of TMx_EXT pin should be less than 1/3 PCLK if
TMx_EXT pin de-bounce disabled or less than 1/8 PCLK if TMx_EXT pin de-bounce enabled to
assure the capture function can be work normally, and user can also select edge transition detection
of TMx_EXT pin by setting CAPEDGE (TIMERx_EXTCTL[14:12]).
In event capture mode, user does not consider what timer counting operation mode is selected, the
capture event occurred only if edge transition on TMx_EXT pin is detected.
Users must consider the Timer will keep register TIMERx_CAP unchanged and drop the new
capture value, if the CPU does not clear the CAPIF status.
TIMERx_CNT
TMx_EXT
(CAPEDGE=0x02)
CAPIF
TIMERx_CAP
6.7.5.9
External Reset Counter Mode
Timer controller also provides reset counter function to reset CNT (TIMERx_CNT[23:0]) value while
capture event is generated. In this mode, CAPFUNCS (TIMERx_EXTCTL[4]) should be as 1 for
select TMx_EXT transition to trigger reset counter value.
TIMERx_CNT
TMx_EXT
(CAPEDGE=0x02)
CAPIF
6.7.5.10 Timer Trigger Function
Timer controller provides timer time-out interrupt or capture interrupt to trigger PWM, ADC and
PDMA. If TRGSSEL (TIMERx_TRGCTL[0]) is 0, time-out interrupt signal is used to trigger PWM,
ADC and PDMA. If TRGSSEL (TIMERx_TRGCTL[0]) is 1, capture interrupt signal is used to trigger
PWM, ADC and PDMA.
When the TRGPWM (TIMERx_TRGCTL[1]) is set, if the timer interrupt signal is generated, the
timer controller will generate a trigger pulse as PWM external clock source.
When the TRGADC (TIMERx_TRGCTL[2]) is set, if the timer interrupt signal is generated, the timer
controller will trigger ADC to start converter.
Sep 9, 2019
ISD94100 Series Technical Reference Manual
5
6
7
8
Clear by software
6
XX

Figure 6.7-9 External Capture Mode

5
6
0
1
Clear by software

Figure 6.7-10 External Reset Counter Mode

Page 348 of 928
9
10
11
12
10
2
3
0
1
13
14
15
13
2
3
0
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents