Table 6.2.13-1 Exception Model - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

Debug Monitor
Reserved
PendSV
SysTick
Interrupt (IRQ0 ~ IRQ)
Interrupt Number
Vector
(Bit
In
Interrupt
Number
Registers)
0 ~ 15
-
16
0
17
1
18
2
19
3
20
4
21
5
22
6
23
7
24
8
25
9
26
10
27
11
28
12
29
13
30
14
31
15
32
16
33
17
34
18
35
19
36 ~ 37
20 ~ 21
38
22
39
23
Sep 9, 2019
ISD94100 Series Technical Reference Manual
12
0x00000030
13
14
0x00000038
15
0x0000003C
0x00000000 +
16 ~ 111
(Vector Number)*4

Table 6.2.13-1 Exception Model

Interrupt Name
Interrupt Description
-
System exceptions
BODOUT
Brown-Out low voltage detected interrupt
IRC_INT
IRC TRIM interrupt
PWRWU_INT
Clock controller interrupt for chip wake-up from power-down state
SRAM_PERR
SRAM parity check error interrupt
CLKFAIL
Clock fail detected interrupt
Reserved
Reserved
RTC_INT
Real time clock interrupt
Reserved
Reserved
WDT_INT
Watchdog Timer interrupt
WWDT_INT
Window Watchdog Timer interrupt
EINT0
External interrupt
EINT1
External interrupt
EINT2
External interrupt
EINT3
External interrupt
EINT4
External interrupt
EINT5
External interrupt
GPA_INT
External interrupt from PA[15:0] pin
GPB_INT
External interrupt from PB[14:12/9:0] pin
GPC_INT
External interrupt from PC[15:0] pin
GPD_INT
External interrupt from PD[15:0] pin
Reserved
Reserved
SPI0_INT
SPI0 interrupt
SPI1_INT
SPI1 interrupt
Page 103 of 928
Configurable
Reserved
Configurable
Configurable
Configurable
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents