Table Of Contents - Nuvoton ISD94124BYI Technical Reference Manual

TABLE OF CONTENTS

GENERAL DESCRIPTION ............................................................ 18
1
FEATURES .............................................................................. 19
2
ISD94100 Series Features ................................................................ 19
2.1
ABBREVIATIONS ....................................................................... 26
3
Abbreviations ................................................................................ 26
3.1
PARTS INFORMATION LIST AND PIN CONFIGURATION ..................... 28
4
Parts Information ............................................................................ 28
4.1
Ordering Information ....................................................................... 29
4.2
Pin Configuration ............................................................................ 31
4.3
QFN48 (6x6 mm) Pin Diagram ................................................................... 31
4.3.1
LQFP64 (7x7 mm) Pin Diagram .................................................................. 32
4.3.2
LQFP64 (10x10 mm) Pin Diagram ............................................................... 33
4.3.3
Pin Description .............................................................................. 34
4.4
GPIO Alternate Function Summary ...................................................... 43
4.5
BLOCK DIAGRAM ...................................................................... 45
5
ISD94100 Series Block Diagram ......................................................... 45
5.1
FUNCTIONAL DESCRIPTION ........................................................ 46
6
® ®
6.1 ARM Cortex
System Manager ............................................................................ 49
6.2
Overview ............................................................................................. 49
6.2.1
System Reset........................................................................................ 49
6.2.2
System Power Distribution ........................................................................ 53
6.2.3
Power Modes ........................................................................................ 54
6.2.4
Power Modes Settings and Wake-up Sources ................................................. 56
6.2.5
Brown-out Detector and Low Voltage Reset Controller Configuration ..................... 61
6.2.6
System Memory Map ............................................................................... 62
6.2.7
SRAM Memory Organization ..................................................................... 63
6.2.8
HIRC Auto Trim ..................................................................................... 64
6.2.9
Register Map...................................................................................... 66
6.2.10
Register Description ............................................................................. 67
6.2.11
System Timer (SysTick) ......................................................................... 98
6.2.12
Nested Vectored Interrupt Controller (NVIC) .............................................. 102
6.2.13
Sep 9, 2019
ISD94100 Series Technical Reference Manual
-M4 Core .................................................................... 46
Page 2 of 928 Rev1.09