Figure 6.7-27 Pwmx_Ch0 And Pwmx_Ch1 Output Control In Complementary Mode; Figure 6.7-28 Dead-Time Insertion - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

complementary
control
Pulse
Generator
DTEN
(TIMERx_PWMDTCTL[16])

Figure 6.7-27 PWMx_CH0 and PWMx_CH1 Output Control in Complementary Mode

6.7.6.15 Dead-Time Insertion Control
In the complementary application, the complement channels may drive the external devices like
power switches. The dead-time generator inserts a low level interval between complementary
outputs PWMx_CH0 and PWMx_CH1 as shown in Figure 6.7-28. User sets DTEN
(TIMERx_PWMDTCTL[16])
(TIMERx_PWMDTCTL[11:0]) and DTCKSEL (TIMERx_PWMDTCTL[24]) to control dead-time
interval. The dead-time interval can be calculated from the following formula:
Dead-time interval = (DTCNT + 1) * TMRx_PWMCLK period, if DTCKSEL is 0
Dead-time interval = (DTCNT + 1) * TMRx_PWMCLK * (CLKPSC + 1) period, if DTCKSEL is 1
without Dead-Time:
PWMx_CH0
PWMx_CH1
with Dead-Time:
PWMx_CH0
PWMx_CH1
Sep 9, 2019
ISD94100 Series Technical Reference Manual
dead-time insertion control
Dead-Time
12-bits
Dead-Time
12-bits
(TIMERx_PWMDTCTL[11:0])
DTCKSEL
(TIMERx_PWMDTCTL[24])
bit
to
enable
Dead-Time Interval

Figure 6.7-28 Dead-Time Insertion

Page 359 of 928
Independent Mode
Three Steps
Independent Mode
Three Steps
DTCNT
dead-time
control
function,
TMx
(PWMx_CH0)
TMx_EXT
(PWMx_CH1)
DTCNT
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents