Figure 6.14-31 Msb Justified Data Format Timing Diagram; Figure 6.14-32 Pcm Mode A Timing Diagram; Figure 6.14-33 Pcm Mode B Timing Diagram - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

In MSB justified data format, the MSB is sent and latched on the first clock of an audio channel.
I2Sx_BCLK
I2Sx_LRCLK
I2Sx_DI / I2Sx_DO
word N-1
right channel
Note:
x: Controller number (x = 1, 2)

Figure 6.14-31 MSB Justified Data Format Timing Diagram

The I2Sx_LRCLK signal also supports PCM mode A and PCM mode B. The I2Sx_LRCLK signal in
PCM mode indicates the beginning of an audio frame.
I2Sx_BCLK
I2Sx_LRCLK
I2Sx_DI / I2Sx_DO
right channel
Note:
x: Controller number (x = 1, 2)
I2Sx_BCLK
I2Sx_LRCLK
I2Sx_DI / I2Sx_DO
Note:
x: Controller number (x = 1, 2)
Sep 9, 2019
ISD94100 Series Technical Reference Manual
MSB
left channel
LSB
MSB
word N-1
word N
left channel

Figure 6.14-32 PCM Mode A Timing Diagram

LSB
MSB
word N-1
word N
right channel
left channel

Figure 6.14-33 PCM Mode B Timing Diagram

Page 701 of 928
LSB
word N
LSB
MSB
word N
right channel
LSB
MSB
word N
right channel
MSB
word N+1
right channel
LSB
MSB
word N+1
left channel
LSB
MSB
word N+1
left channel
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents