Figure 6.7-24 Pwm Independent Mode Output Waveform; Figure 6.7-25 Pwm Complementary Mode Output Waveform; Figure 6.7-26 Pwmx_Ch0 Output Control In Independent Mode - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

in Figure 6.7-24.
PWMx_CH0
PWMx_CH1

Figure 6.7-24 PWM Independent Mode Output Waveform

6.7.6.13 Complementary mode
When OUTMODE (TIMERx_PWMCTL[16]) bit is set to 1, PWM output operates in complementary
mode. In this mode, both PWMx_CH0 and PWMx_CH1 can output waveform and PWMx_CH1
must always be the complement of PWMx_CH0 as shown in Figure 6.7-25.
PWMx_CH0
PWMx_CH1

Figure 6.7-25 PWM Complementary Mode Output Waveform

6.7.6.14 PWM Output Control
After PWM pulse generator, there are four steps to control output waveform in independent output
mode and five control steps in complementary output mode. User can set POEN0
(TIMERx_PWMPOEN[0]) and POEN1 (TIMERx_PWMPOEN[1]) 1 to enable PWMx_CH0 and
PWMx_CH1 output waveform.
In Independent mode, there are mask control, polarity control and output enable control to control
output waveform as shown in Figure 6.7-26.
MSKEN0
(TIMERx_PWMMSKEN[0])
Pulse
Generator

Figure 6.7-26 PWMx_CH0 Output Control in Independent Mode

In complementary mode, there are dead-time insertion control and three control steps the same as
independent mode to control PWMx_CH0 and PWMx_CH1 outputs as shown in Figure 6.7-27.
Sep 9, 2019
ISD94100 Series Technical Reference Manual
mask control
brake control
(TIMERx_PWMPOLCTL[0])
Mask Data
MSKDAT0
(TIMERx_PWMMSK[0])
Independent Mode Three
Steps
Page 358 of 928
output enable control
polarity control
POEN0
PINV0
(TIMErx_PWMPOEN[0])
TMx
(PWMx_CH0)
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents