Pwm Functional Description; Figure 6.7-12 Inter-Timer Trigger Capture Timing - Nuvoton ISD94124BYI Technical Reference Manual

transition of INTR_TMR_TRG. Then Timer0/2 counter mode function will be disabled and
INTRGEN (TIMERx_CTL[19]) will be cleared by hardware then Timer1/3 will stop counting also. At
the same time, the Timer1/3 CNT value will be saved into Timer1/3 CAPDAT (TIMERx_CAP[23:0]).
User can use inter-timer trigger mode to measure the period of external event (TMx) more precisely.
Figure 6.7-12 shows the sample flow of Inter-Timer Trigger Capture Mode for Timer0 as event
counting mode and Timer1 as trigger-counting capture mode.
TM0 pin
TIMR0 INTRGEN
TIMR0 EXTCNTEN
0
TIMR0 CNT
TIMR0 CMPDAT
TIMR1 INTR_TMR_TRG
0
TIMR1 CNT
TIMR1 CAPDAT
TIMR1 CAPIF
6.7.6

PWM Functional Description

6.7.6.1 PWM Prescale
The PWM prescale is used to divide clock source, and the clock of PWM counter is divided by
(CLKPSC+ 1). The prescale is set by CLKPSC (TIMERx_PWMCLKPSC[11:0]). Figure 6.7-13
shows an example of PWM prescale waveform in up count type.
TMRx_PWMCLK
CLKPSC
(TIMERx_PWMCLKPSC[11:0])
PWMCNTEN
(TIMERx_PWMCTL[0])
Prescale counter
PWMCNT
(TIMERx_PWMCNT[15:0])
Sep 9, 2019
ISD94100 Series Technical Reference Manual
1 2 3
1 2

Figure 6.7-12 Inter-Timer Trigger Capture Timing

0 4 3 2 1 0 4 3 2 1 0
x
Page 350 of 928
99
100
4
4 3 2 1 0 4 3 2 1 0
0 1 2
100 0
998 999
999
6
6 5 4 3 2 1 0 6
3 4
Rev1.09