Table 6.13.5-3 I 2 C Status Code Description - Nuvoton ISD94124BYI Technical Reference Manual

Isd arm cortex-m4f soc
Table of Contents

Advertisement

Master Mode
STATUS
Description
0x08
Start
0x10
Master Repeat Start
0x18
Master Transmit Address ACK
0x20
Master Transmit Address NACK
0x28
Master Transmit Data ACK
0x30
Master Transmit Data NACK
0x38
Master Arbitration Lost
0x40
Master Receive Address ACK
0x48
Master Receive Address NACK
0x50
Master Receive Data ACK
0x58
Master Receive Data NACK
0x00
Bus error
0xF0
If the BMDEN =1 and the ACKMEN bit is enabled, the information of I2C_STATUS will be fixed as 0xF0 in slave
receive condition.
0xF8
Bus Released
Note: Status "0xF8" exists in both master/slave modes, and it won't raise interrupt.
6.13.5.4.6
Clock Baud Rate Bits (I2C_CLKDIV)
The data baud rate of I
Master Mode, and it is not necessary in a Slave mode. In the Slave mode, I
synchronize it with any clock frequency from master I
frequency should greater than I
The data baud rate of I
+1)). If system clock = 16 MHz, the I2C_CLKDIV [7:0] = 40 (28H), the data baud rate of I
MHz/ (4x (40 +1)) = 97.5 Kbits/sec.
6.13.5.4.7
Time-out Control Register (I2C_TOCTL)
There is a 14-bit time-out counter which can be used to deal with the I
out counter is enabled, the counter starts up counting until it overflows (TOIF=1) and generates I
interrupt to CPU or stops counting by clearing TOCEN to 0. When time-out counter is enabled,
writing 1 to the SI flag will reset counter and re-start up counting after SI is cleared. If I
up, it causes the I2C_STATUS and flag SI are not updated for a period, the 14-bit time-out counter
may overflow and acknowledge CPU the I
Sep 9, 2019
ISD94100 Series Technical Reference Manual
Slave Mode
STATUS
0xA0
0xA8
0xB8
0xC0
0xC8
0x60
0x68
0x80
0x88
0x70
0x78
0x90
0x98
0xB0
2
Table 6.13.5-3 I
C Status Code Description
2
C is determines by DIVIDER(I2C_CLKDIV [7:0] )register when I
2
C bus maximum clock 20 times.
2
C setting is Data Baud Rate of I
2
C interrupt. Refer to the Figure 6.13-27 for the 14-bit
Page 645 of 928
Description
Slave Transmit Repeat Start or Stop
Slave Transmit Address ACK
Slave Transmit Data ACK
Slave Transmit Data NACK
Slave Transmit Last Data ACK
Slave Receive Address ACK
Slave Receive Arbitration Lost
Slave Receive Data ACK
Slave Receive Data NACK
GC mode Address ACK
GC mode Arbitration Lost
GC mode Data ACK
GC mode Data NACK
Address Transmit Arbitration Lost
2
C will automatically
2
C device. In the slave mode, system clock
2
C = (system clock) / (4x (I2C_CLKDIV [7:0]
2
C bus hang-up. If the time-
2
C is in
2
C = 16
2
C
2
C bus hangs
Rev1.09

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents