Table of Contents
Advertisement
2
I
C Bus (IIC)
Clock Stretching
Downloaded from
Elcodis.com
electronic components distributor
Heavy capacitive load and the dimension of the external pull-up resistor on the
2
I
C bus pins may yield extended rise times of the rising edge of SCLn and
SDAn. Since the controller senses the level of the I
such situation and takes countermeasures by stretching the clock SCLn in
order to ensure proper high level time t
After the microcontoller releases the (open-drain) SCLn pin it waits until the
SCLn level exceeds the valid high level threshold V
SCLn to low level before the nominal high level time t
This mechanism is the same used, when a slow I
down SCLn to low level to initiate a wait state.
Figure 18-3 shows an example.
SCL signal
effective SCL
clock
Figure 18-3
Clock Stretching of SCLn
The effective clock frequency appearing at the SCLn pin calculates to
f
= 1 / (T
SCL_eff
With a nominal frequency of f
rise time of t
r
Preliminary User's Manual U17566EE1V2UM00
SCLH
V
thH
t
t
r
SCLH
T
SCL_nom
T
SCL_eff
+ t
)
SCL_nom
r
= 355 KHz (T
SCL_nom
= 135 ns the effective frequency is f
Chapter 18
2
C bus signals it recognizes
of SCLn.
. Then it does not pull
thH
has elapsed.
SCLH_nom
2
C slave device is pulling
t
t
SCLL
r
= 2.817 µs and a
SCL_nom
= 339 KHz.
eff
591
Advertisement
Table of Contents
