Table of Contents
Advertisement
Chapter 18
COIn
0
1
Condition for clearing (COIn = 0)
• When a start condition is detected
• When a stop condition is detected
• Cleared by LRELn bit = 1 (communication save)
• When the IICEn bit changes from 1 to (operation
stop)
• After reset
TRCn
0
1
Condition for clearing (TRCn = 0)
• When a stop condition is detected
• Cleared by LRELn = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• Cleared by WRELn = 1
• When the ALDn bit changes from 0 to 1 (arbitration
loss)
• After reset
Master
• When "1" is output to the first byte's LSB
(transfer direction specification bit)
Slave
• When a start condition is detected
When not used for communication
ACKDn
0
1
Condition for clearing (ACKDn = 0)
• When a stop condition is detected
• At the rising edge of the next byte's first clock
• Cleared by LRELn = 1 (communication save)
• When the IICEn bit changes from 1 to 0 (operation
stop)
• After reset
584
Downloaded from
Elcodis.com
electronic components distributor
Addresses do not match.
Addresses match.
Receive status (other than transmit status). The SDAn line is set to high impedance.
Transmit status. The value in the SO latch is enabled for output to the SDAn line (valid starting at
the falling edge of the first byte's ninth clock).
Note
ACK was not detected.
ACK was detected.
Note
The TRCn bit is cleared and SDAn line becomes high impedance when the
WRELn bit is set and the wait state is canceled at the ninth clock by
TRCn = 1.
Preliminary User's Manual U17566EE1V2UM00
Matching address detection
Condition for setting (COIn = 1)
•
When the received address matches the local
address (SVAn register) (set at the rising edge of
the eighth clock).
Transmit/receive status detection
Condition for setting (TRCn = 1)
Master
• When a start condition is generated
Slave
• When "1" is input by the first byte's LSB
(transfer direction specification bit)
ACK detection
Condition for setting (ACKD = 1)
• After the SDAn bit is set to low level at the rising
edge of the SCLn pin's ninth clock
2
I
C Bus (IIC)
Advertisement
Table of Contents
