NEC V850E/Dx3 Preliminary User's Manual page 352

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 11
Bit position
5
4
0
352
Downloaded from
Elcodis.com
electronic components distributor
(6)
TPnOPT0 - TMPn option register 0
The TPnOPT0 register is an 8-bit register used to set the capture/compare
operation and detect an overflow.
Access
This register can be read/written in 8-bit or 1-bit units.
Address
<base> + 5
H
Initial Value
00
. This register is initialized by any reset.
H
7
0
R/W
R/W
Table 11-8
TPnOPT0 register contents
Bit name
Function
TPnCCS1
TPnCCR1 register capture/compare selection:
0: compare register selected
1: capture register selected
The TPnCCS1 bit setting is valid only in the free-running timer mode.
TPnCCS0
TPnCCR0 register capture/compare selection:
0: compare register selected
1: capture register selected
The TPnCCS0 bit setting is valid only in the free-running timer mode.
TPnOVF
TMPn overflow detection flag:
Set (1):
Reset (0): TPnOVF bit 0 written or TPnCTL0.TPnCE bit = 0
• The TPnOVF bit is reset when the 16-bit counter count value overflows from
FFFFH to 0000H in the free-running timer mode or the pulse width
measurement mode.
• An interrupt request signal (INTTPnOV) is generated at the same time that
the TPnOVF bit is set to 1. The INTTPnOV signal is not generated in modes
other than the free-running timer mode and the pulse width measurement
mode.
• The TPnOVF bit is not cleared even when the TPnOVF bit or the TPnOPT0
register are read when the TPnOVF bit = 1.
• The TPnOVF bit can be both read and written, but the TPnOVF bit cannot be
set to 1 by software. Writing 1 has no influence on the operation of TMPn.
Caution
1.
Rewrite the TPnCCS1 and TPnCCS0 bits when the TPnCE bit = 0. (The
same value can be written when the TPnCE bit = 1.) If rewriting was
mistakenly performed, clear the TPnCE bit to 0 and then set the bits again.
2.
Be sure to clear bits 1 to 3, 6, and 7 to 0.
Preliminary User's Manual U17566EE1V2UM00
16-bit Timer/Event Counter P (TMP)
6
5
4
0
TPnCCS1 TPnCCS10
R/W
R/W
Overflow occurred
3
2
1
0
0
0
R/W
R/W
R/W
0
TPnOVF
R/W

Advertisement

Table of Contents
loading

Table of Contents