NEC V850E/Dx3 Preliminary User's Manual page 112

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 3
Interrupt/Exception Source
Name
Non-maskable interrupts
(NMI)
Maskable interrupt
Software
exception
Exception trap (ILGOP)
Debug trap
112
Downloaded from
Elcodis.com
electronic components distributor
(5)
ECR - Interrupt/exception source register
The 32-bit ECR register displays the exception codes if an exception or an
interrupt has occurred. With the exception code, the interrupt/exception source
can be identified.
For a list of interrupts/exceptions and corresponding exception codes, see
Table 3-9 on page 112.
Initial Value
0000 0000
. This register is cleared by any reset.
H
31
Table 3-8
ECR register contents
Bit
position
31 to 16
15 to 0
The following table lists the exception codes.
Table 3-9
Interrupt/execution codes
Trigger
NMI0
input
NMI1
input
NMI2
input
refer to
"Interrupt
Controller
(INTC)"
on
page 187
TRAP0n
TRAP
(n = 0 to F
)
instruction
H
TRAP1n
TRAP
(n = 0 to F
)
instruction
H
Illegal
instruction
code
DBTRAP
instruction
If an interrupt (maskable or non-maskable) is acknowlegded during instruction
execution, generally, the address of the instruction following the one being
executed is saved to the saving registers, except when an interrupt is
acknowledged during execution of one of the following instructions:
• load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
• divide instructions (DIV, DIVH, DIVU, DIVHU)
Preliminary User's Manual U17566EE1V2UM00
26 25
FECC
Bit name
Function
FECC
Exception code of non-maskable interrupt (NMI)
EICC
Exception code of exception or maskable interrupts
Exception
Classification
Code
Interrupt
0010
H
Interrupt
0020
H
Interrupt
0030
H
Interrupt
refer to
"Interrupt
Controller
(INTC)" on
page 187
Exception
004n
H
Exception
005n
H
Exception
0060
H
Exception
0060
H
CPU System Functions
EICC
Value
Handler
restored to
Address
EIPC/FEPC
0000 0010
next PC
H
(see Note)
0000 0020
next PC
H
(see Note)
0000 0030
next PC
H
(see Note)
• higher 16 bits:
next PC
0000
(see Note)
H
• lower 16 bits:
exception code
0000 0040
next PC
H
0000 0050
next PC
H
0000 0060
next PC
H
0000 0060
next PC
H
0

Advertisement

Table of Contents
loading

Table of Contents