Digital filter for sigma delta modulators (DFSDM)
Bits 31:16 Reserved, must be kept at reset value.
Bits 15:0 WDATA[15:0]: Input channel y watchdog data
Data converted by the analog watchdog filter for input channel y. This data is continuously converted
(no trigger) for this channel, with a limited resolution (OSR=1...32/sinc order = 1...3).
15.7.5
DFSDM channel data input register (DFSDM_CHyDATINR)
(y=0..7)
This register contains 16-bit input data to be processed by DFSDM filter module.
Address offset: 0x10 + 0x20 * y
Reset value: 0x0000 0000
31
30
29
28
rw
rw
rw
rw
15
14
13
12
rw
rw
rw
rw
Bits 31:16 INDAT0[15:0]: Input data for channel y or channel y+1
Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2.
Data can be written by CPU/DMA (if DATMPX[1:0]=2).
If DATPACK[1:0]=0 (standard mode)
INDAT0[15:0] is write protected (not used for input sample).
If DATPACK[1:0]=1 (interleaved mode)
Second channel y data sample is stored into INDAT1[15:0]. First channel y data sample is stored
into INDAT0[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y
data samples.
If DATPACK[1:0]=2 (dual mode).
For even y channels: sample in INDAT1[15:0] is automatically copied into INDAT0[15:0] of
channel (y+1).
For odd y channels: INDAT1[15:0] is write protected.
See
Section 15.4.6: Parallel data inputs
INDAT0[15:1] is in the16-bit signed format.
Bits 15:0 INDAT0[15:0]: Input data for channel y
Input parallel channel data to be processed by the digital filter if DATMPX[1:0]=1 or DATMPX[1:0]=2.
Data can be written by CPU/DMA (if DATMPX[1:0]=2).
If DATPACK[1:0]=0 (standard mode)
Channel y data sample is stored into INDAT0[15:0].
If DATPACK[1:0]=1 (interleaved mode)
First channel y data sample is stored into INDAT0[15:0]. Second channel y data sample is stored
into INDAT1[15:0]. Both samples are read sequentially by DFSDM_FLTx filter as two channel y
data samples.
If DATPACK[1:0]=2 (dual mode).
For even y channels: Channel y data sample is stored into INDAT0[15:0].
For odd y channels: INDAT0[15:0] is write protected.
See
Section 15.4.6: Parallel data inputs
INDAT0[15:0] is in the16-bit signed format.
418/1284
27
26
25
24
INDAT1[15:0]
rw
rw
rw
rw
11
10
9
8
INDAT0[15:0]
rw
rw
rw
rw
DocID029473 Rev 3
23
22
21
rw
rw
rw
7
6
5
rw
rw
rw
for more details.
for more details.
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
RM0430
16
rw
0
rw
Need help?
Do you have a question about the STM32F413 and is the answer not in the manual?
Questions and answers