Rcc_Ahb2Lpenr) For Stm32F413Xx - ST STM32F413 Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F413:

RCC AHB2 peripheral clock enable in low power mode register

(RCC_AHB2LPENR) for STM32F413xx

Address offset: 0x54

Reset value: 0x0000 00C0

Access: no wait state, word, half-word and byte access.

Bits 31:8 Reserved, must be kept at reset value.

Bit 7 OTGFSLPEN: USB OTG FS clock enable during Sleep mode

Bit 6 RNGLPEN: RNG clock enable during Sleep mode

Bits 5:0 Reserved, must be kept at reset value.

Set and cleared by software.

0: USB OTG FS clock disabled during Sleep mode

1: USB OTG FS clock enabled during Sleep mode

Set and cleared by software.

0: RNG clock disabled during Sleep mode

1: RNG clock enabled during Sleep mode

Reset and clock control (RCC) for STM32F413/423

DocID029473 Rev 3