Advertisement
D.1
Port States in Each Mode
Table D-1 I/O Port States in Each Processing State
MCU
Port Name
Operating
Pin Name
Mode
Port 1
4 to 7
Port 3
4 to 7
Port 4
4 to 7
P73/CS7
7
P72/CS6
4 to 6
P71/CS5
P70/CS4
Port 9
4 to 7
Port A
4, 5
6
7
Port B
4, 5
6
7
1148
Appendix D Pin States
Power-
On
Manual
Reset
Reset
T
kept
T
kept
T
T
T
kept
T
kept
T
T
L
kept
T
kept
T
kept
L
kept
T
kept
T
kept
Hardware
Software
Standby
Standby
Mode
Mode
T
kept
T
kept
T
T
T
kept
T
[DDR · OPE = 0]
T
[DDR · OPE = 1]
H
T
T
T
[Address output,
OPE = 0]
T
T
[Address output,
OPE = 1]
kept
[Otherwise]
kept
T
kept
T
[Address output,
OPE = 0]
T
T
[Address output,
OPE = 1]
kept
[Otherwise]
kept
T
kept
Program
Bus
Execution
Release
State
State
Sleep Mode
kept
I/O port
kept
I/O port
T
Input port
kept
I/O port
T
[DDR = 0]
Input port
[DDR = 1]
CS7 to CS4
T
Input port
[Address
[Address
output]
output]
T
A19 to A17
[Otherwise]
[Otherwise]
kept
I/O port
kept
I/O port
[Address
[Address
output]
output]
T
A15 to A8
[Otherwise]
[Otherwise]
kept
I/O port
kept
I/O port
Advertisement
