Memory Map And Register Descriptions - NXP Semiconductors MPC5644A Reference Manual

Microcontroller
Table of Contents

Advertisement

System Integration Unit (SIU)
Name
I/O type
RESET
RSTOUT
Output
BOOTCFG0
BOOTCFG1
WKPCFG_
NMI_
GPIO[213]
GPIO[0:245]
IRQ[0:5,7:15]
1
Internal weak pull up/down. The reset weak pull up/down state is given by the pull up/down state for the primary pin
function. For example, the reset weak pull up/down state of the BOOTCFG1 pin is weak pull down enabled.
2
See
Table 3-3
in
Section 3.1, Signal Properties
16.6

Memory map and register descriptions

16.6.1
Memory map
Table 16-2
is the address map for the SIU registers.
Address
SIU_BASE
SIU_BASE+0x4
SIU_BASE+0x8
SIU_BASE+0xC
SIU_BASE+0x10
SIU_BASE+0x14
384
Table 16-1. SIU signal properties
Pad type
Input
Slow
SYSTEM CONFIGURATION
Input
Slow
Input
Slow
Input
Input
Slow
I/O
GPIO CONFIGURATION
I/O
Slow
EXTERNAL INTERRUPT
Input
Slow
for more information.
Table 16-2. SIU address map
MCU ID Register 2 (SIU_MIDR2)
MCU ID Register (SIU_MIDR)
Reserved
Reset Status Register (SIU_RSR)
System Reset Control Register (SIU_SRCR)
SIU External Interrupt Status Register (SIU_EISR)
MPC5644A Microcontroller Reference Manual, Rev. 6
Function
RESETS
Reset Input
Reset Output
Boot Configuration Input
Boot Configuration Input
Weak Pull Configuration Pin /
Non-Maskable Interrupt /
General Purpose I/O
General Purpose I/O
External Interrupt Request Input
Use
1
Pull up/down
Up
Up
Down
Down
Up
Up/Down
Up/Down
2
Bits per
registe
Location
r
32
on page
16-387
32
on page
16-388
32
on page
16-390
32
on page
16-392
32
on page
16-393
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents