Table of Contents
Advertisement
Field
0
CPU stop request
CPUSTP
When asserted, a stop request is sent to the following modules: CPU, cross-bar, peripheral bridge,
system RAM, STM, and DMA.
1: Stop mode request
0: Normal operation
1:2
Reserved
3
Reserved (unimplemented)
4
Reserved
5
eTPU stop request
TPUSTP
When asserted, a stop request is sent to the eTPU module and the eTPU Nexus module.
1: Stop mode request
0: Normal operation
6
Nexus stop request
NPCSTP
When asserted, a stop request is sent to the Nexus Controller.
1: Stop mode request
0: Normal operation
7
EBI stop request
EBISTP
When asserted, a stop request is sent to the external bus controller which handles the calibration
interface.
1: Stop mode request
0: Normal operation
8
eQADC stop request
ADCSTP
When asserted, a stop request is sent to the eQADC module.
1: Stop mode request
0: Normal operation
9
Reaction module stop request
REACMSTP
When asserted, a stop request is sent to the Reaction module.
1: Stop mode request
0: Normal operation
10
eMIOS stop request
MIOSSTP
When asserted, a stop request is sent to the eMIOS module.
1: Stop mode request
0: Normal operation
11
Decimation filter stop request
DFILSTP
When asserted, a stop request is sent to the decimation filter module.
1: Stop mode request
0: Normal operation
12
Reserved
13
PIT stop request
PITSTP
When asserted, a stop request is sent to the periodic interrupt timer module.
1: Stop mode request
0: Normal operation
14:16
Reserved
Freescale Semiconductor
Table 16-218. SIU_HLT field description
MPC5644A Microcontroller Reference Manual, Rev. 6
Description
System Integration Unit (SIU)
547
Advertisement
Table of Contents
