Table A.4 Number Of Cycles Per Instruction - Hitachi H8/3062 Hardware Manual

Table A.4 Number of Cycles per Instruction
Instruction Mnemonic
ADD ADD.B #xx:8, Rd
ADD.B Rs, Rd
ADD.W #xx:16, Rd
ADD.W Rs, Rd
ADD.L #xx:32, ERd
ADD.L ERs, ERd
ADDS ADDS #1/2/4, ERd
ADDX ADDX #xx:8, Rd
ADDX Rs, Rd
AND AND.B #xx:8, Rd
AND.B Rs, Rd
AND.W #xx:16, Rd
AND.W Rs, Rd
AND.L #xx:32, ERd
AND.L ERs, ERd
ANDC ANDC #xx:8, CCR
BAND BAND #xx:3, Rd
BAND #xx:3, @ERd
BAND #xx:3, @aa:8
Bcc BRA d:8 (BT d:8)
BRN d:8 (BF d:8)
BHI d:8
BLS d:8
BCC d:8 (BHS d:8)
BCS d:8 (BLO d:8)
BNE d:8
BEQ d:8
BVC d:8
BVS d:8
BPL d:8
BMI d:8
BGE d:8
BLT d:8
BGT d:8
BLE d:8
Instruction Branch
Fetch Addr. Read
I J
1
1
2
1
3
1
1
1
1
1
1
2
1
3
2
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
Stack Byte Data
Operation Access
K L
1
1
Word Data Internal
Access Operation
M N
783