Hitachi H8/3062 Hardware Manual page 149

Single-chip microcomputer h8/3062 series; h8/3062b series; h8/3062f-ztat series; h8/3064f-ztat series
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

Interrupt Priority Register A (IPRA): IPRA is an 8-bit readable/writable register in which
interrupt priority levels can be set.
Bit
7
IPRA7
Initial value
0
Read/Write
R/W
Priority level A7
Selects the priority level of IRQ interrupt requests
IPRA is initialized to H'00 by a reset and in hardware standby mode.
6
5
IPRA6
IPRA5
0
0
R/W
R/W
Priority level A4
Selects the priority level of IRQ and IRQ
interrupt requests
Priority level A5
Selects the priority level of IRQ and IRQ interrupt requests
Priority level A6
Selects the priority level of IRQ interrupt requests
0
4
3
IPRA4
IPRA3
IPRA2
0
0
R/W
R/W
R/W
Priority level A2
Selects the priority level of
16-bit timer channel 0 interrupt
requests
Priority level A3
Selects the priority level of WDT,
and A/D converter interrupt requests
2
1
2
1
0
IPRA1
IPRA0
0
0
0
R/W
R/W
Priority
level A0
Selects the
priority level
of 16-bit timer
channel 2
interrupt
requests
Priority level A1
Selects the priority level
of 16-bit timer channel 1
interrupt requests
4
5
3
101

Advertisement

Table of Contents
loading

Table of Contents