Hitachi H8/3062 Hardware Manual page 594

Single-chip microcomputer h8/3062 series; h8/3062b series; h8/3062f-ztat series; h8/3064f-ztat series
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

register (BRR). The transmit data output pin, TxD
(P9
DDR = 1 in P9DDR, P9
1
The contents of the CPU's internal general registers are undefined at this time, so these
registers must be initialized immediately after branching to the user program. In particular,
since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be
specified for use by the user program.
The initial values of other on-chip registers are not changed.
6. Boot mode can be entered by setting pins MD
setting conditions shown in table 18.6, and then executing a reset-start.
a. When switching from boot mode to normal mode, the boot mode state within the chip must
first be cleared by reset input via the RES pin *
20 system clock cycles *
b. Do not change the input levels of the mode pins (MD
mode. To change the mode, the RES pin must first be driven low to set the reset state.
Also, if a watchdog timer reset occurs in the boot mode state, the MCU's internal state will
not be cleared, and the on-chip boot program will be restarted regardless of the mode pin
states.
c. The FWE pin must not be driven low while the boot program is running or flash memory is
being programmed or erased *
7. If the mode pin input levels are changed (for example, from low to high) during a reset, the
state of ports with multiplexed address functions and bus control output signals (CSn, AS, RD,
LWR, HWR) may also change according to the change in the MCU's operating mode.
Therefore, care must be taken to make pin settings to prevent these pins from being used
directly as output signal pins during a reset, or to prevent collision with signals outside the
MCU.
H8/3064F-ZTAT
B-mask version
Notes: *1 Mode pin and FWE pin input must satisfy the mode programming setup time (t
with respect to the reset release timing.
546
DR = 1 in P9DR).
1
to MD
0
3
.
2
.
CSn
MD2
MD1
MD0
FWE
RES
, goes to the high-level output state
1
and FWE in accordance with the mode
2
. The RES pin must be held low for at least
1
to MD
) or the FWE pin in boot
2
0
External
memory,
etc.
System
control
unit
)
MDS

Advertisement

Table of Contents
loading

Table of Contents