Acceptance Mask Registers 0 And 1 (Amr0 And Amr1) - Fujitsu MB90420/5 (A) Series Hardware Manual

F2mc-16lx family 16-bit microcontrollers
Table of Contents

Advertisement

MB90420/5 (A) SERIES F

23.6.19 Acceptance Mask Registers 0 and 1 (AMR0 and AMR1)

There are two acceptance mask registers, AMR0 and AMR1, both of which are available either in the
standard frame format or extended frame format.
AM28 to AM18 (11 bits) are used for acceptance masks in the standard frame format and AM28 to AM0 (29
bits) are used for acceptance masks in the extended format.
n Acceptance mask registers 0 and 1 (AMR0 and AMR1)
AMR0 BYTE0
Address: 003C14
(CAN0)
H
Address: 003D14
(CAN1)
H
Read/write →
Initial value →
AMR0 BYTE1
Address: 003C15
(CAN0)
H
Address: 003D15
(CAN1)
H
Read/write →
Initial value →
AMR0 BYTE2
Address: 003C16
(CAN0)
H
Address: 003D16
(CAN1)
H
Read/write →
Initial value →
AMR0 BYTE3
Address: 003C17
(CAN0)
H
Address: 003D17
(CAN1)
H
Read/write →
Initial value →
AMR1 BYTE0
Address: 003C18
(CAN0)
H
Address: 003D18
(CAN1)
H
Read/write →
Initial value →
AMR1 BYTE1
Address: 003C19
(CAN0)
H
Address: 003D19
(CAN1)
H
Read/write →
Initial value →
AMR1 BYTE2
Address: 003C1A
(CAN0)
H
Address: 003D1A
(CAN1)
H
Read/write →
Initial value →
AMR1 BYTE3
Address: 003C1B
(CAN0)
H
Address: 003D1B
(CAN1)
H
Read/write →
Initial value →
2
MC-16LX FAMILY 16-BIT MICROCONTROLLERS HARDWARE MANUAL
7
6
5
AM28
AM27
AM26
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
15
14
13
AM20
AM19
AM18
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
7
6
5
AM12
AM11
AM10
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
15
14
13
AM4
AM3
AM2
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
7
6
5
AM28
AM27
AM26
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
15
14
13
AM20
AM19
AM18
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
7
6
5
AM12
AM11
AM10
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
15
14
13
AM4
AM3
AM2
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
23-26
4
3
2
AM25
AM24
AM23
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
12
11
10
AM17
AM16
AM15
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
4
3
2
AM9
AM8
AM7
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
12
11
10
AM1
AM0
(R/W)
(R/W)
(—)
(X)
(X)
(—)
4
3
2
AM25
AM24
AM23
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
12
11
10
AM17
AM16
AM15
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
4
3
2
AM9
AM8
AM7
(R/W)
(R/W)
(R/W)
(X)
(X)
(X)
12
11
10
AM1
AM0
(R/W)
(R/W)
(—)
(X)
(X)
(—)
← Bit No.
1
0
AM22
AM21
(R/W)
(R/W)
(X)
(X)
← Bit No.
9
8
AM14
AM13
(R/W)
(R/W)
(X)
(X)
← Bit No.
1
0
AM6
AM5
(R/W)
(R/W)
(X)
(X)
← Bit No.
9
8
(—)
(—)
(—)
(—)
← Bit No.
1
0
AM22
AM21
(R/W)
(R/W)
(X)
(X)
← Bit No.
9
8
AM14
AM13
(R/W)
(R/W)
(X)
(X)
← Bit No.
1
0
AM6
AM5
(R/W)
(R/W)
(X)
(X)
← Bit No.
9
8
(—)
(—)
(—)
(—)

Advertisement

Table of Contents
loading

Table of Contents