Fujitsu MB91150 Series Hardware Manual page 457

32-bit microcontroller
Table of Contents

Advertisement

I I/O map
Table A-1 I/O map
Address
+0
PDR3 [R/W]
000000
H
XXXXXXXX
000004
-
H
000008
H
00000C
H
PDRF [R/W]
000010
H
---XXXXX
PDRJ [R/W]
000014
H
------11
000018
H
SSR0 [R/W, R]
00001C
H
00001000
SSR1 [R/W, R]
000020
H
00001000
SSR2 [R/W, R]
000024
H
00001000
SSR3 [R/W, R]
000028
H
00001000
00002C
H
XXXXXXXX XXXXXXXX
000030
H
000034
H
XXXXXXXX XXXXXXXX
000038
H
00003C
H
XXXXXXXX XXXXXXXX
000040
H
+1
PDR2 [R/W]
XXXXXXXX
PDR6 [R/W]
XXXXXXXX
-
PDRE [R/W]
XXXXXXXX
PDRI [R/W]
--XXXXXX
-
SIDR0/SODR0[R/W]
XXXXXXXX
SIDR1/SODR1[R/W]
XXXXXXXX
SIDR2/SODR2[R/W]
XXXXXXXX
SIDR3/SODR3[R/W]
XXXXXXXX
TMRLR0
[W]
-
TMRLR1
[W]
-
TMRLR2
[W]
-
Register
+2
-
PDR5 [R/W]
XXXXXXXX
-
PDRD [R/W]
XXXXXXXX
PDRH [R/W]
--XXXXXX
PDRL [R/W]
XXXXXXXX
SCR0 [R/W, W]
00000100
SCR1 [R/W, W]
00000100
SCR2 [R/W, W]
00000100
SCR3 [R/W, W]
00000100
TMR0
XXXXXXXX XXXXXXXX
TMCSR0
----0000 00000000
TMR1
XXXXXXXX XXXXXXXX
TMCSR1
----0000 00000000
TMR2
XXXXXXXX XXXXXXXX
TMCSR2
----0000 00000000
APPENDIX A I/O Map
Block
+3
-
PDR4 [R/W]
XXXXXXXX
PDR8 [R/W]
-XXXXXXX
Port data
register
PDRC [R/W]
XXXXXXXX
PDRG [R/W]
--XXXXXX
PDRK [R/W]
XXXXXXXX
SMR0 [R/W]
UART0
00000-00
SMR1 [R/W]
UART1
00000-00
SMR2 [R/W]
UART2
00000-00
SMR3 [R/W]
UART3
00000-00
[R]
Reload timer 0
[R/W]
[R]
Reload timer 1
[R/W]
[R]
Reload timer 2
[R/W]
441

Advertisement

Table of Contents
loading

Table of Contents