Fujitsu MB91150 Series Hardware Manual page 16

32-bit microcontroller
Table of Contents

Advertisement

17.7.1 Timing charts for the descriptor access section ........................................................................... 385
17.7.2 Timing charts for the data transfer section ................................................................................... 387
17.7.3 Timing charts for transfer termination in continuous transfer mode ............................................. 389
17.7.4 Timing charts for the transfer termination operation .................................................................... 391
CHAPTER 18 BIT-SEARCH MODULE ............................................................................ 393
18.1 Overview of the Bit-Search Module .................................................................................................. 394
18.2 Registers of the Bit-Search Module .................................................................................................. 395
18.3 Operation of the Bit-Search Module .................................................................................................. 397
CHAPTER 19 PERIPHERAL STOP CONTROL .............................................................. 399
19.1 Overview of Peripheral Stop Control ................................................................................................. 400
19.2 Peripheral Stop Control Registers .................................................................................................... 401
CHAPTER 20 CALENDAR MACROS ............................................................................. 405
20.1 Overview of Calendar Macros ........................................................................................................... 406
20.2 Calendar Macro Registers ................................................................................................................ 407
20.3 Calendar Macro Operation ................................................................................................................ 411
CHAPTER 21 FLASH MEMORY ..................................................................................... 413
21.1 Overview of Flash Memory ............................................................................................................... 414
21.2 Flash Memory Registers ................................................................................................................... 418
21.3 Flash Memory Operation .................................................................................................................. 421
21.4 Automatic Algorithm of Flash Memory .............................................................................................. 423
21.5 Checking the Automatic Algorithm Execution Status ........................................................................ 427
21.6 Writing and Erasing Flash Memory ................................................................................................... 432
21.6.1 Putting flash memory into read/reset status ................................................................................. 433
21.6.2 Writing data to flash memory ....................................................................................................... 434
21.6.3 Erasing data ................................................................................................................................. 436
21.6.4 Temporarily Stopping and Restarting Sector Erase ..................................................................... 438
APPENDIX .......................................................................................................................... 439
APPENDIX A I/O Map ............................................................................................................................... 440
APPENDIX B Interrupt Vectors ................................................................................................................... 448
APPENDIX C Pin Status in Each CPU State .............................................................................................. 452
APPENDIX D Notes on Using the Little-Endian Area ................................................................................. 459
D.1
C Compiler (fcc911) ....................................................................................................................... 460
D.2
Assembler (fasm911) ..................................................................................................................... 463
D.3
Linker (flnk911) ............................................................................................................................... 464
D.4
Debuggers (sim911, eml911, and mon911) ................................................................................... 465
APPENDIX E Instruction Lists .................................................................................................................... 466
INDEX ...................................................................................................................................487
xii

Advertisement

Table of Contents
loading

Table of Contents