Fujitsu MB91150 Series Hardware Manual page 252

32-bit microcontroller
Table of Contents

Advertisement

CHAPTER 9 MULTIFUNCTIONAL TIMER
[Bits 5 and 4]: IOE1 and IOE0
These bits are used to allow an interrupt of the output compare. An output-compare interrupt
occurs when these bits are set to 1 and the interrupt flags (IOP1 and IOP0) are also set to 1.
0
1
IOE1: Corresponds to output compare 1.
IOE0: Corresponds to output compare 0.
[Bits 3 and 2]: Unused bits
[Bits 1 and 0]: CST1 and CST0
These bits are used to allow a match operation with the 16-bit free-run timer. Before allowing
a compare operation, be sure to set a compare register value and an output data register
value.
0
1
CST1: Corresponds to output compare 1.
CST0: Corresponds to output compare 0.
Note:
The write processing of the compare register should be performed in the interrupt routine for
the comparison, or under the prohibition state of the compare operation so that both of the
comparison agreement and the write processing do not occur at the same time.
The output compare is synchronized with the 16-bit free-run timer. Therefore, when the 16-
bit free-run timer is stopped, the output compare operation is stopped as well.
236
Prohibits output-compare interrupts. (initial value)
Allows an output-compare interrupt.
Prohibits the compare operation. (initial value)
Allows compare operation.

Advertisement

Table of Contents
loading

Table of Contents