Fujitsu MB91150 Series Hardware Manual page 388

32-bit microcontroller
Table of Contents

Advertisement

CHAPTER 17 DMA CONTROLLER
[Bits 1 and 0] MOD1 and MOD0 transfer mode
Specify transfer mode.
MOD1
0
0
1
1
Note: Only ch0 to ch2 can use continuous transfer mode.
I Second word in the descriptor
31
Stores a transfer source address.
The value is updated in accordance with a transfer operation based on the specified address
update mode (SCS1 and SCS0 bits).
Specify a multiple of 2 as the address if the data to be transferred is of half word length, and a
multiple of 4 as the address if the data is of word length.
I Third word in the descriptor
31
Stores a transfer destination address.
The value is updated in accordance with transfer operation based on the specified address
update mode (DCS1 and DCS0 bits).
Specify a multiple of 2 as the address if the data to be transferred is of half word length, and a
multiple of 4 as the address if the data is of word length.
372
MOD2
0
Single/block mode
1
Burst mode
0
Continuous transfer mode
1
Disabled
SADR
R/W
DADR
R/W
Operating mode
0
0

Advertisement

Table of Contents
loading

Table of Contents