Instruction Cache Controller; Figure 4-4. Cache Locking And Transient Mechanism (Example 2) - IBM PPC440X5 CPU Core User Manual

Preliminary

Figure 4-4. Cache Locking and Transient Mechanism (Example 2)

2
Way w
Way TCEILING+1
Way TCEILING
Way NFLOOR
Way NFLOOR-1
Way TFLOOR
Way TFLOOR-1
Way 0
Note 1: This example illustrates partitioning of the cache
Note 2: w = 31 for 8KB cache, 63 for 16KB and 32KB

4.2 Instruction Cache Controller

The instruction cache controller (ICC) delivers two instructions per cycle to the instruction unit of the
PPC440x5 core. The ICC interfaces to the PLB using a 128-bit read interface, although it supports direct
attachment to 32-bit and 64-bit PLB subsystems, as well as 128-bit PLB subsystems. The ICC handles
frequency synchronization between the PPC440x5 core and the PLB, and can operate at any ratio of
and n :3, where n is an integer greater than the corresponding denominator.
The ICC provides a speculative prefetch mechanism which can be configured to automatically prefetch a
burst of up to three additional lines upon any fetch request which misses in the instruction cache.
cache.fm.
September 12, 2002
Cache Set n
NORMAL LINES
NORMAL/TRANSIENT LINES
TRANSIENT LINES
LOCKED LINES
into locked, transient, and normal regions where
the transient and normal regions partially overlap.
The figure illustrates a single set, but all sets of the
cache are partitioned according to the same victim
limit values.
cache.
1
User's Manual
PPC440x5 CPU Core
n :1, n :2,
Page 103 of 589