Figure 4-10. Data Cache Debug Tag Register High (Dcdbtrh); Figure 4-11. Data Cache Debug Tag Register Low (Dcdbtrl) - IBM PPC440X5 CPU Core User Manual

Cpu core
Table of Contents

Advertisement

User's Manual
PPC440x5 CPU Core
The following figures illustrate the DCDBTRH and DCDBTRL.
0

Figure 4-10. Data Cache Debug Tag Register High (DCDBTRH)

0:23
TRA
Tag Real Address
Cache Line Valid
0 Cache line is not valid.
24
V
1 Cache line is valid.
25:27
Reserved
28:31
TERA
Tag Extended Real Address
0

Figure 4-11. Data Cache Debug Tag Register Low (DCDBTRL)

0:12
Reserved
13
UPAR
U bit parity
14:15
TPAR
Tag parity
16:19
DPAR
Data parity
20:23
MPAR
Modified (dirty) parity
24:27
D
Dirty Indicators
28
U0
U0 Storage Attribute
29
U1
U1 Storage Attribute
30
U2
U2 Storage Attribute
31
U3
U3 Storage Attribute
Page 128 of 589
TRA
DPAR
UPAR
12 13 14 15 16
TPAR
23 24 25
V
Bits 0:23 of the lower 32 bits of the 36-bit real
address associated with the cache line read by
dcread.
The valid indicator for the cache line read by
dcread.
Upper 4 bits of the 36-bit real address associated
with the cache line read by dcread.
D
19 20
23 24
MPAR
The parity for the U0-U3 bits in the cache line read
by dcread if CCR0[CRPE] = 1, otherwise 0.
The parity for the tag bits in the cache line read by
dcread if CCR0[CRPE] = 1, otherwise 0.
The parity check values for the data bytes in the
word read by dcread if CCR0[CRPE] = 1, other-
wise 0.
The parity for the modified (dirty) indicators for
each of the four doublewords in the cache line read
by dcread if CCR0[CRPE] = 1, otherwise 0.
The "dirty" (modified) indicators for each of the four
doublewords in the cache line read by dcread.
The U0 storage attribute for the memory page
associated with this cache line read by dcread.
The U1 storage attribute for the memory page
associated with this cache line read by dcread.
The U2 storage attribute for the memory page
associated with this cache line read by dcread.
The U3 storage attribute for the memory page
associated with this cache line read by dcread.
Preliminary
TERA
27 28
31
U1
U3
27 28 29 30 31
U0
U2
cache.fm.
September 12, 2002

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents