Next Data Enable Register A (Ndera) - Renesas F-ZTAT H8 Series Hardware Manual

11.2.7

Next Data Enable Register A (NDERA)

NDERA is an 8-bit readable/writable register that enables or disables TPC output groups 1 and 0
(TP to TP ) on a bit-by-bit basis.
7 0
Bit 7
NDER7
Initial value 0
Read/Write R/W
If a bit is enabled for TPC output by NDERA, then when the ITU compare match event selected in
the TPC output control register (TPCR) occurs, the NDRA value is automatically transferred to
the corresponding PADR bit, updating the output value. If TPC output is disabled, the bit value is
not transferred from NDRA to PADR and the output value does not change.
NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable TPC
output groups 1 and 0 (TP
Bits 7 to 0:
NDER7 to NDER0
0
1
Section 11 Programmable Timing Pattern Controller
6 5
NDER6 NDER5
0 0
R/W R/W
to TP ) on a bit-by-bit basis.
7 0
Description
TPC outputs TP to TP
7
(NDR7 to NDR0 are not transferred to PA
TPC outputs TP to TP
7
(NDR7 to NDR0 are transferred to PA
4 3
NDER4 NDER3 NDER2
0 0
R/W R/W
Next data enable 7 to 0
These bits enable or disable
TPC output groups 1 and 0
are disabled
0
to PA
7
are enabled
0
to PA
7
Rev. 7.00 Sep 21, 2005 page 421 of 878
2 1
NDER1 NDER0
0 0
R/W R/W R/W
(Initial value)
)
0
)
0
REJ09B0259-0700
0
0