Next Data Enable Register B (Nderb) - Renesas F-ZTAT H8 Series Hardware Manual

Section 11 Programmable Timing Pattern Controller
11.2.8

Next Data Enable Register B (NDERB)

NDERB is an 8-bit readable/writable register that enables or disables TPC output groups 3 and 2
(TP to TP ) on a bit-by-bit basis.
15 8
Bit 7
NDER15
Initial value 0
Read/Write R/W
If a bit is enabled for TPC output by NDERB, then when the ITU compare match event selected in
the TPC output control register (TPCR) occurs, the NDRB value is automatically transferred to the
corresponding PBDR bit, updating the output value. If TPC output is disabled, the bit value is not
transferred from NDRB to PBDR and the output value does not change.
NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or disable TPC
output groups 3 and 2 (TP
Bits 7 to 0:
NDER15 to NDER8
0
1
Rev. 7.00 Sep 21, 2005 page 422 of 878
REJ09B0259-0700
6 5
NDER14 NDER13
0 0
R/W R/W
Next data enable 15 to 8
These bits enable or disable
TPC output groups 3 and 2
to TP ) on a bit-by-bit basis.
15 8
Description
TPC outputs TP to TP
15
(NDR15 to NDR8 are not transferred to PB
TPC outputs TP to TP
15
(NDR15 to NDR8 are transferred to PB
4 3
NDER12 NDER11 NDER10
0 0
R/W R/W
are disabled
8
7
are enabled
8
to PB
7
2 1
NDER9 NDER8
0 0
R/W R/W R/W
(Initial value)
to PB )
0
)
0
0
0