Download Print this page

Block Diagram - Renesas F-ZTAT H8 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for F-ZTAT H8 Series:

Advertisement

Section 14 Smart Card Interface
14.1.2

Block Diagram

Figure 14.1 shows a block diagram of the smart card interface.
RDR
RxD
RSR
0
TxD
0
SCK
0
Legend
SCMR:
Smart card mode register
RSR:
Receive shift register
RDR:
Receive data register
TSR:
Transmit shift register
TDR:
Transmit data register
SMR:
Serial mode register
SCR:
Serial control register
SSR:
Serial status register
BRR:
Bit rate register
Rev. 7.00 Sep 21, 2005 page 510 of 878
REJ09B0259-0700
Module data bus
TDR
TSR
Parity generate
Parity check
Figure 14.1 Smart Card Interface Block Diagram
SCMR
SSR
SCR
SMR
Transmit/receive
Baud rate
control
generator
Clock
BRR
φ
φ/4
φ/16
φ/64
TXI
RXI
ERI
Internal
data
bus

Hide quick links:

Advertisement

loading