Download Print this page

User Program Mode - Renesas F-ZTAT H8 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for F-ZTAT H8 Series:

Advertisement

Section 19 Flash Memory (H8/3048F: Dual Power Supply (V
boot mode will not operate correctly. In addition, during boot program operation or writing
and erasing the flash memory, do not interrupt V
7. During reset (when RES pin input is Low), if MD
versa, by instantaneous transfer to 5 V input, the personal computer switches to operation
mode. As a result, the address port or bus control output signal (AS, RD, HWR, LWR) status
changes, so do not these pins as output signals during reset, as the personal computer internal
section needs to be shut down.
8. Regarding 12 V application to the V
exceed the maximum rating of 13 V. Also, be sure to connect bypass capacitors to the V
1
pins *
MD
.
2
Notes: 1. Mode pin input must satisfy the mode programming setup time (t
the reset release timing. When 12 V is applied to or disconnected from the MD
delay occurs in the fall and rise waveforms due to the influence of the pull-up/pull-
down resistor connected to the MD
delay must be confirmed with the actual waveform on the board.
2. For notes on applying and cutting V
Programming and Erasing Precautions (Dual-Power Supply)."
19.4.2

User Program Mode

When set to user program mode, the H8/3048F can erase and program its flash memory by
executing a user program. On-board updates of the on-chip flash memory can be carried out by
providing on-board circuits for supplying V
the program area.
To select user program mode, select a mode that enables the on-chip ROM (mode 5, 6, or 7) and
apply 12 V to the V
PP
would in mode 5, 6, or 7, except for the flash memory. A watchdog timer overflow, however,
cannot output a reset signal while 12 V is applied to V
bit (RSTOE) should not be set to 1.
The flash memory cannot be read while being programmed or erased, so the update program must
either be stored in external memory, or transferred temporarily to the RAM area and executed in
RAM.
Rev. 7.00 Sep 21, 2005 page 602 of 878
REJ09B0259-0700
and MD
PP
pin. In this mode, the on-chip peripheral modules operate as they normally
= 12 V))
PP
2
*
.
PP
pin input changes from 0 V to 12 V or vice
2
pins, insure that peak overshoot does not
2
pin, etc. For reset release timing, therefore, this
2
, refer to 19.8, note (4) of "Flash Memory
PP
and data, and storing an update program in part of
PP
. The watchdog timer's reset output enable
PP
and
pp
) with respect to
MDS
pin, a
2

Hide quick links:

Advertisement

loading